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ABSTRACT
The design of a single-loop continuous-time Σ∆ modulator (CTΣ∆M) with high
resolution, wide bandwidth, and low power consumption is very challenging. The
multi-stage noise-shaping (MASH) CTΣ∆M architecture is identified as an advance-
ment to the single-loop CTΣ∆M architecture in order to satisfy the ever stringent
requirements of next generation wireless systems. However, it suffers from the prob-
lems of quantization noise leakage and non-ideal interstage interfacing which hinder
its widespread adoption. To solve these issues, this dissertation proposes a MASH
CTΣ∆M with on-chip RC time constant calibration circuits, multiple feedforward
interstage paths, and a fully integrated noise cancellation filter (NCF).
The prototype core modulator architecture is a cascade of two single-loop second-
order CTΣ∆M stages, each of which consists of an integrator-based active-RC loop
filter, current-steering feedback digital-to-analog converters, and a four-bit flash
quantizer. On-chip RC time constant calibration circuits and high gain multi-stage
operational amplifiers are realized to mitigate quantization noise leakage due to pro-
cess variation. Multiple feedforward interstage paths are introduced to (i) synthesize
a fourth-order noise transfer function with DC zeros, (ii) simplify the design of NCF,
and (iii) reduce signal swings at the second-stage integrator outputs. Fully inte-
grated in 40 nm CMOS, the prototype chip achieves 74.4 dB of signal-to-noise and
distortion ratio (SNDR), 75.8 dB of signal-to-noise ratio, and 76.8 dB of dynamic
range in 50.3 MHz of bandwidth (BW) at 1 GHz of sampling frequency with 43.0
mW of power consumption (P). It does not require external software calibration and
possesses minimal out-of-band signal transfer function peaking. The figure-of-merit
(FOM), defined as FOM = SNDR + 10 log10(BW/P), is 165.1 dB.
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1. INTRODUCTION
1.1 Motivation
Analog-to-digital converters (ADCs) in a long-term-evolution advanced (LTE-A)
[1] direct conversion receiver, shown in Fig. 1.1, need at least 50 MHz of bandwidth
(BW) for the receiver to obtain 100 MHz of radio frequency (RF) bandwidth with
minimum analog baseband complexity [2]. In this wireless application, a continuous-
time Σ∆ modulator (CTΣ∆M) is the ADC architecture of choice to meet the strin-
gent specifications of high resolution, wide bandwidth, and low power consumption
(P). In addition, it possesses an inherent alias rejection and a tolerance to out-of-band
blocker, which are unique features beneficial for this application.
90o
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Figure 1.1: Direct conversion receiver architecture.
The historical progression in CMOS low-pass CTΣ∆M design with BW≥ 10 MHz
can be followed from Table 1.1. The multi-stage noise-shaping (MASH) CTΣ∆M
1
Table 1.1: Comparison of CMOS low-pass CTΣ∆Ms with BW ≥ 10 MHz.
Design Performance in Journal/Conference
Year First Author Conference/Journal CMOSMASH BW SNDR SNR DR P FOM
in Journal/Conference [Reference] (nm) (MHz) (dB) (dB) (dB) (mW) (dB)
2003 M. Moyal ISSCC [3] 250 No 12 – 79.0 – 72.0 –
2003 S. Paton ESSCIRC/JSSC [4, 5] 130 No 15 63.7 64.6 67.0 70.0 147.0
2004 L.J. Breems ISSCC/JSSC [6, 7] 180 Yes 10 – 63.0 67.0 122.4 –
2005 T.C. Caldwell ESSCIRC/JSSC [8, 9] 180 No 20 48.8 49.7 55.2 103.0 131.7
2006 G. Mitteregger ISSCC/JSSC [10, 11] 130 No 20 74.0 76.0 80.0 20.0 164.0
2007 S. Ouzounov ISSCC [12] 90 No 10 – – 52 7.0 –
2007 M. Straayer VLSI/JSSC [13, 14] 130 No 10 72.0 86.0 40.0 156.0
2007 X. Chen CICC [15] 180 No 25 52.0 53.0 55.0 18.0 143.4
2008 W. Yang ISSCC [16] 180 No 10 82.0 84.0 87.0 100.0 162.0
2008 K. Reddy ESSCIRC [17] 180 No 15 64.2 67.2 70.0 20.7 152.8
2009 V. Dhanasekaran ISSCC/JSSC [18, 19] 65 No 20 60.0 61.6 68.0 10.5 152.8
2009 M. Park ISSCC/JSSC [20, 21] 130 No 20 78.1 81.2 – 87.0 161.7
2009 P. Crombez VLSI/JSSC [22, 23] 90 No 10 65.0 – 67.0 6.8 156.7
2009 K. Matsukawa VLSI/JSSC [24, 25] 110 No 10 62.5 68.2 70.2 5.3 155.2
2009 R.H.M. van Veldhoven VLSI [26] 45 No 15 – 59.6 – 9.0 –
2009 Y-S. Shu CICC/JSSC [27, 28] 180 Yes 18 62.5 64.0 68.0 230.0 141.4
2009 H. Kim JSSC [29] 130 No 10 65.0 68.0 71.0 18.0 152.4
2009 E. Prefasi JSSC [30] 130 No 17 58.6 59.4 63.4 25.2 146.9
2010 G. Taylor ISSCC/JSSC [31, 32] 65 No 18 67.0 70.0 – 17.0 157.2
2010 Y. Ke VLSI [33] 90 No 20 56 – 58 8.5 149.7
2010 C-Y. Lu JSSC [34] 180 No 25 67.7 68.5 69.0 48.0 154.9
2010 E. Prefasi ESSCIRC/JSSC [35, 36] 65 No 20 61.0 63.0 63.0 7.00 155.6
2010 J. Sauerbrey ESSCIRC [37] 65 Yes 15 55.0 58.0 61.0 10.5 146.5
2010 J-G. Jo A-SSCC/JSSC [38, 39] 130 No 20 63.9 67.9 68.0 58.0 149.3
2011 M. Bolatkale ISSCC/JSSC [40, 41] 40 No 125 65.0 65.5 70.0 260.0 151.8
2011 J.G. Kauffman ISSCC/JSSC [42, 43] 90 No 25 63.5 – 70.0 8.0 158.4
2011 A. Jain ESSCIRC/JSSC [44, 45] 130 No 15.6 59.8 64.5 67.0 4.0 155.7
2011 V. Singh CICC/JSSC [46, 47] 180 No 16 65.0 67.0 75.0 47.6 150.3
2012 J.G. Kauffman ISSCC/JSSC [48, 49] 90 No 25 67.5 69.0 72.0 8.5 162.2
2012 K. Reddy ISSCC/JSSC [50, 51] 90 No 10 78.3 83.0 83.5 16.0 166.3
2012 P. Shettigar ISSCC/JSSC [52, 53] 90 No 36 70.9 76.4 83.0 15.0 164.7
2012 H. Shibata ISSCC/JSSC [54, 55] 65 No 150 – 71.0 73.0 750.0 –
2012 V. Srinivasan ISSCC [56] 45 No 60 60.6 61.5 – 20.0 155.4
2012 K. Matsukawa VLSI [57] 40 No 10 70.0 70.6 70.6 2.6 165.9
2012 G. Taylor VLSI/JSSC [58, 59] 65 No 37.5 70.0 71.0 73.0 39.0 159.8
2013 Y-S. Shu ISSCC [60] 28 No 18 73.6 75.4 78.1 3.9 170.2
2013 C-L. Lo VLSI [61] 55 No 30 75.1 75.9 77.1 13.0 168.7
2013 T.C. Caldwell CICC/TCASI [62, 63] 65 No 100 58.4 60.2 62.8 95.0 148.6
2013 J. Huang CICC/TCASI [64, 65] 180 No 10 74.9 76.6 79.0 70.0 156.4
2013 R. Kaald CICC [66] 180 No 10 76.0 78.4 80.0 58.0 158.4
2013 J.G. Kauffman A-SSCC [67] 90 No 50 61.7 62.8 67.0 20.6 155.6
2014 Y. Dong ISSCC/JSSC [68, 69] 28 Yes 53.3 71.4 83.1 88.0 235.0 154.9
2014 S. Ho VLSI/JSSC [70, 71] 20 No 80 67.5 70.0 73.0 23.0 162.9
2014 B. Young VLSI [72] 65 No 50 64.0 71.0 75.0 38.0 155.2
2014 M. Andersson JSSC [73] 65 No 18.5 56.4 58.9 – 7.9 150.1
2014 S. Zeller JSSC [74] 65 No 10 68.6 69.3 71.2 1.8 166.0
2014 P. Zhu ESSCIRC/TCASII [75, 76] 40 Yes 40 66.8 68.7 – 5.0 165.8
2015 Y. Zhang A-SSCC/TCASI [77, 78] 65 No 15 74.3 77.3 79.4 7.0 167.6
2015 H.M. Geddada TVLSI [79] 90 No 20 64.0 66.0 69.0 17.1 154.7
2015 D-Y. Yoon ISSCC/JSSC [80, 81] 28 Yes 50 74.9 76.8 85.0 80.4 162.8
2015 X. Xing JSSC [82] 28 Yes 40 59.5 60.7 – 2.6 161.4
2015 C. Briseno-Vidrios VLSI [83] 40 No 75 64.9 65.4 67.7 22.9 160.1
2015 T-K. Kao VLSI [84] 16 No 39 67.7 – 72.1 12.4 162.7
2015 T. Kim VLSI [85] 130 No 10 75.3 75.5 78.5 7.2 166.7
2015 S. Loeda VLSI [86] 40 No 40 66.9 – 67.8 5.3 165.7
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Table 1.1: Continued.
Design Performance in Journal/Conference
Year First Author Conference/Journal CMOSMASH BW SNDR SNR DR P FOM
in Journal/Conference [Reference] (nm) (MHz) (dB) (dB) (dB) (mW) (dB)
2015 K. Reddy VLSI [87] 65 No 50 71.5 71.7 72.0 54.0 161.2
2015 C. Ding ESSCIRC [88] 130 No 20 66.4 66.7 74.6 5.1 162.3
2015 R. Ritter ESSCIRC [89] 130 No 38.3 50.4 53.9 54.3 15.6 144.3
2015 C-H. Weng A-SSCC [90] 90 No 13 68.0 69.1 72.3 5.1 162.1
2016 L. Breems ISSCC [91] 65 No 25 77.0 77.0 77.0 41.4 164.8
2016 Y. Dong ISSCC [92] 28 Yes 465 64.7 63.1 69.3 930.0 151.7
2016 B. Nowacki ISSCC [93] 65 Yes 10 72.2 76.0 77.0 1.6 170.2
2016 B. Wu ISSCC [94] 65 No 45 75.3 78.5 82.5 24.7 167.9
2016 A. Edward This Work 40 Yes 50.3 74.4 75.8 76.8 43.0 165.1
architecture has recently gained popularity due to its wide bandwidth capability
[92], low power potential [93], and capacity for integration in an LTE-A base-station
transceiver [2]. Nevertheless, the single-loop CTΣ∆M architecture is usually pre-
ferred over the MASH CTΣ∆M architecture due to the problems of quantization
noise leakage and non-ideal interstage interfacing. To enable the MASH CTΣ∆M
architecture to achieve its full potential, these problems need to be addressed.
1.2 Contribution
This dissertation presents system and circuit solutions for the MASH CTΣ∆M
architecture demonstrated in a prototype MASH 2-2 CTΣ∆M chip. Fully integrated
in 40 nm CMOS, it achieves 74.4 dB of signal-to-noise and distortion ratio (SNDR),
75.8 dB of signal-to-noise ratio (SNR), and 76.8 dB of dynamic range (DR) in 50.3
MHz of bandwidth at 1 GHz of sampling frequency (FS) with 43.0 mW of power
consumption. As shown in Fig. 1.2, it currently has the best figure of merit (FOM),
defined as FOM = SNDR + 10log10(BW/P), compared to state-of-the-art designs
with BW ≥ 50 MHz suitable for an LTE-A direct conversion receiver.
3
140
145
150
155
160
165
170
175
10 20 30 50 100 200 300 500 1000
F
O
M
(d
B
)
BW (MHz)
This Work
Single-Loop CTΣ∆M
MASH CTΣ∆M
Figure 1.2: FOM vs BW for CMOS low-pass CTΣ∆Ms in Table 1.1.
1.3 Organization
This dissertation is organized as follows. Section 2 provides theoretical review.
Section 3 describes architecture synthesis. Section 4 discusses circuit design. Section
5 reports experimental results. Section 6 presents conclusion.
4
2. THEORETICAL REVIEW
This section provides theoretical review necessary to understand the MASH
CTΣ∆M architecture. Signal processing operations behind a Nyquist ADC and a
Nyquist digital-to-analog converter (DAC) are studied. General overview on single-
loop and MASH Σ∆ modulator architectures is presented.
2.1 Nyquist ADC
Fig. 2.1 shows the time domain model of a Nyquist ADC which performs the
sampling and the quantization operations. The analog signal V (t) is sampled to the
analog sequence V [n] and quantized to the digital sequence D[n].
Ts
V (t) V [n]
Sampler Quantizer
D[n]
Nyquist ADC
Figure 2.1: Time domain model of a Nyquist ADC.
2.1.1 Sampling
The sampling operation converts a signal V (t) to a sequence V [n] governed by
the time domain sampling relationship as follows
V [n] = V (t)|t=nTs (2.1)
5
where Ts is the sampling period.
The sampling operation can be decomposed as shown in Fig. 2.2. First, the signal
V (t) is multiplied or modulated by the Dirac delta impulse train Vs(t). Next, the
modulated signal V (t)Vs(t) in the form of Dirac delta impulses is converted to have
the form of Kronecker delta impulses.
Ts
Ts
Sampler
V (t) V (t)Vs(t) V [n]
Vs(t) =
∞∑
n=−∞
δ(t− nTs)
Figure 2.2: Time domain model of a sampler.
The frequency domain counterpart of this model can be derived using a continuous-
time Fourier transform to obtain the modulated spectrum given by
1
2pi
V (jω) ∗ Vs(jω) = 1
Ts
∞∑
k=−∞
V
(
jω − j 2pik
Ts
)
(2.2)
where V (jω) and Vs(jω) are the spectrums of the signal V (t) and the Dirac delta
impulse train Vs(t), respectively.
Note that the modulated spectrum in (2.2) is equal to the sampled spectrum
only for aperiodic signals. For periodic signals, the sampled spectrum should be
obtained by applying a discrete-time Fourier transform to the time domain sampling
relationship in (2.1) instead.
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2.1.1.1 Sampling Alias
In the sampling operation, a continuous-time spectrum has to be folded to fit into
the limited bandwidth available in a discrete-time spectrum. The folded spectrum is
then repeated to satisfy the periodicity property of a discrete-time spectrum. This
spectrum folding and repetition describe the mathematical operation in (2.2).
The folding relationship between the angular frequency of a sampled sinusoid
signal Ω and the normalized angular frequency of a sinusoid signal ωTs is given by
Ω =
∣∣∣∣ωTs −
⌊
ωTs +
1
2
⌋ ∣∣∣∣ (2.3)
and plotted in Fig. 2.3. The triangular waveform represents the folding pattern in
the frequency axis of a continuous-time spectrum. Since multiple sinusoid signals
located at different frequencies are mapped to only one frequency after the sampling
operation, these signals are the alias of each other. To avoid this interference, the
bandwidth of a signal needs to be limited to half the sampling frequency, which is
also referred as the Nyquist frequency, before it is sampled.
0
pi
0 pi 2pi 3pi 4pi 5pi 6pi 7pi 8pi
Ω
ωTs
...
Figure 2.3: Ω vs ωTs for the sampling operation of a sinusoid signal.
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2.1.1.2 Sampling Noise
The understanding of sampling alias is relevant for the analysis of sampling noise.
Noise residing outside the Nyquist band is folded inside during the sampling operation
and increases the effective noise power spectral density (PSD). To accurately quantify
this effect, knowledge of the time and the frequency domain sampling relationships
for random signal is needed. They are given by
r[n] = r(t)|t=nTs (2.4)
Φ(ejΩ) =
1
Ts
∞∑
k=−∞
Φ
(
j
Ω
Ts
− j 2pik
Ts
)
(2.5)
where r[n] and r(t) are the autocorrelation functions of the random sequence and
signal, respectively. Φ(ejΩ) and Φ(jω) are the discrete-time and the continuous-time
PSDs of the random sequence and signal, respectively.
Based on these relationships, the sampled noise PSD Φ(ejΩ) can be calculated
if the noise PSD Φ(jω) is known. This calculation can performed with the help
of Table A.1 derived in appendix A. If only the total noise power across the whole
Nyquist band is of interest, it can be readily computed as follows
N2 =
1
2pi
∫ ∞
−∞
Φ(jω)dω =
1
2pi
∫ pi
−pi
Φ(ejΩ)dΩ (2.6)
which is a consequence of the fact that the sampling operation preserves the total
noise power in both the continuous-time and the discrete-time domains. A classic
example is the kT/C noise. Another example is the notion that sampling white noise
signal with infinite bandwidth yields infinite noise power.
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2.1.1.3 Sampling Jitter
Jitter can be modelled as a discrete-time sequence J [n] which quantifies the timing
deviation of each sampling instance from its ideal position as shown in Fig. 2.4.
Ts
Sampler
Ts, J
V (t) V (t)Vs(t) V [n]
Vs(t) =
∞∑
n=−∞
δ(t− nTs − J [n])
Figure 2.4: Time domain model of a sampler with jitter.
Assuming that the magnitude of the jitter sequence is relatively small compared
to the clock period Ts, the sampled signal can be approximated as
V [n] ≈ V (t)|t=nTs + J [n]×
dV (t)
dt
∣∣∣∣
t=nTs
(2.7)
where the effect of jitter can be viewed as an additive noise which is equal to the
jitter sequence multiplied by the sampled time derivative of the signal.
For a sinusoid signal with an angular frequency of ωo and a white jitter sequence
with a variance of J2, the signal-to-jitter-noise ratio (SJNR) is given by
SJNR = 10 log10
(
1
ω2o
T 2s
J2
)
(2.8)
which limits the achievable sampling accuracy, especially for a high frequency signal.
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2.1.2 Quantization
The quantization operation converts an analog signal or sequence to a digital
signal or sequence. Fig. 2.5 shows example transfer functions for a four-bit quantizer
(Q). It shows the discrete output levels and the quantization error vs the continuous
input level. The full-scale, denoted as Vfs, is defined as the maximum amplitude
of a sinusoid input signal or sequence in which its corresponding quantization error
remains bounded within half the quantization step size or least significant bit (LSB).
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Figure 2.5: Example transfer functions for a four-bit quantizer.
The quantization error is a non-linear input-dependent function. Assuming that
the quantizer input is a random signal, it can be modelled as an additive white noise
with a uniform probability distribution function [95] as shown in Fig. 2.6. Using this
model, the signal-to-quantization-noise ratio (SQNR) for the case of a sinusoid input
signal or sequence is given by
SQNR = 10 log10
(
3
2
A2
V 2fs
22B
)
(2.9)
where A is the amplitude of the sinusoid input signal or sequence, Vfs is the quantizer
10
full-scale, and B is the number of quantization bits. The SQNR increases by 6 dB
every time the number of quantization bits is increased by one.
Quantizer
V D
Q
Figure 2.6: Additive white noise model of a quantizer.
Exact analyses on the spectrums of quantized signals are presented in appendix B.
For the case of a uniformly quantized sinusoid signal, its spectrum consists of infinite
tones located at the odd harmonics as exemplified in Fig. 2.7. The theoretical result
in Fig. 2.7 has been validated by transient simulation. In practice, the presence of
noise or deliberate dither signal whitens this spectrum and makes the additive white
noise model practical to use.
-50
-40
-30
-20
-10
0
0 1 2 3 4 5 6 7 8 9 10
d
B
Harmonic Order
-0.1 dB
-36.0 dB -36.9 dB -38.6 dB -41.9 dB
Figure 2.7: Amplitudes of the first five odd harmonic tones in a four-bit quantizer
output spectrum processing a full-scale sinusoid input signal.
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2.2 Nyquist DAC
Fig. 2.8 shows the time domain model of a Nyquist DAC which performs the
requantization and the reconstruction operations. First, the digital sequence D[n] is
requantized to another digital sequence V [n]. Next, the requantized digital sequence
V [n] is reconstructed to the analog signal V (t).
D[n]
Ts
V [n]
Requantizer Reconstructor
Nyquist DAC
V (t)Hdac(s)
Figure 2.8: Time domain model of a Nyquist DAC.
2.2.1 Requantization
Requantization error or DAC error can be modelled as an additive error which is
non-linear and input-dependent as shown in Fig. 2.9.
Requantizer
D V
E
Figure 2.9: Additive DAC error model of a requantizer.
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DAC error physically originates from device mismatches. Fig. 2.10 shows the
time domain model of a requantizer with mismatch. It consists of 2B − 1 unit DAC
cells where B is the number of quantization bits. Each unit DAC cell, indexed by the
variable m, produces an output of 1−M{m} or 1 +M{m} if the encoded sequence
D[n]{m} is −1 or +1, respectively, whereM{m} quantifies the normalized mismatch
in the weight of the unit DAC cell from its ideal value.
Vfs
2B
V [n]Encoder
{1 : 2B − 1}
1 +M{m}
Unit DAC Cell{m}
Requantizer
D[n] D[n]{m}
Figure 2.10: Time domain model of a requantizer with mismatch.
The DAC error sequence is given by
E[n] =
2B−1∑
m=1
M{m}D[n]{m} (2.10)
where the encoded sequence is given by
D[n]{m}


+1 if D[n] >
Vfs
2B
(2B − 1− 2m),
−1 if otherwise.
(2.11)
Fig. 2.11 shows an example DAC error transfer function for a four-bit requan-
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tizer. The mismatch variableM{m} is modelled as an independent Gaussian random
variable with a mean of zero and a variance of M2 = 1.
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Figure 2.11: Example DAC error transfer function for a four-bit requantizer.
The requantization operation can be viewed as a quantization operation with a
non-uniform output level distribution which is analyzed in appendix B. Since it is
affected by a random process, the quantity of interest is the expected amplitudes of
the harmonic tones in the DAC error spectrum as exemplified in Fig. 2.12. The theo-
retical result in Fig. 2.12 has been validated with Monte Carlo transient simulations.
-50
-40
-30
-20
-10
0
0 1 2 3 4 5
d
B
Harmonic Order
-11.7 dB
-18.8 dB -22.6 dB -25.3 dB -27.4 dB
Figure 2.12: Expected amplitudes of the first five harmonic tones in a four-bit DAC
error spectrum processing a full-scale sinusoid input sequence. M2 = 1.
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2.2.2 Reconstruction
The reconstruction operation can be decomposed as shown in Fig. 2.8. First, the
requantized sequence V [n] in the form of Kronecker delta impulses is converted to
have the form of Dirac delta impulses. Next, the converted signal is convolved with
the DAC impulse response hdac(t) to generate the reconstructed signal V (t). This
time domain reconstruction relationship can be written mathematically as
V (t) =
∞∑
n=−∞
V [n]δ(t− nTs) ∗ hdac(t) (2.12)
The frequency domain reconstruction relationship can be obtained by applying
a continuous-time Fourier transform to the time domain reconstruction relationship
in (2.12). Similar to the procedure to obtain the frequency domain sampling rela-
tionship, one needs to be careful when applying a Fourier transform to a periodic
signal or sequence whose Fourier transform does not converge. In this case, one can
recall that the Fourier transform for a periodic signal or sequence is defined such that
its inverse Fourier transform yields the Fourier series representation of the periodic
signal or sequence itself.
Ts
Ts
Sampler
Ts
Vs(jω) =
2pi
Ts
∞∑
k=−∞
δ
(
ω − 2pik
Ts
)
Hdac(s)
Reconstructor
U(jω) V (jω)
Figure 2.13: Frequency domain model of the cascade interconnection of a sampler
followed by a reconstructor.
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For a sequence that originates from the sampling operation of a signal, it is
more convenient to relate the spectrum of the reconstructed signal V (jω) with the
spectrum of the signal before sampling U(jω). Fig. 2.13 shows this situation modelled
in the frequency domain where both the sampler and the reconstructor have the same
sampling period of Ts. The reconstructed spectrum is given by
V (jω) =
1
Ts
∞∑
k=−∞
U
(
jω − j 2pik
Ts
)
Hdac(jω) (2.13)
where Hdac(jω) is the DAC transfer function.
In the next subsubsections, the problems of reconstruction alias, noise, and jitter
are discussed.
2.2.2.1 Reconstruction Alias
A sinusoid sequence of the formA cos[Ωn] has alias sequences of the formA cos[Ωn+
2pikn] where k is an integer. These aliases are also reconstructed to the continuous-
time domain and shaped by the DAC transfer function. Fig. 2.14 shows the nor-
malized transfer function of a non-return-to-zero (NRZ) DAC as an example which
provides suppressions for aliases near the integer multiples of the sampling frequency.
-50
-40
-30
-20
-10
0
0 pi 2pi 3pi 4pi 5pi 6pi 7pi 8pi
d
B
ωTs
1
Ts
Hdac(jω) =
1− e−jωTs
jωTs
Figure 2.14: Normalized transfer function of an NRZ DAC.
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2.2.2.2 Reconstruction Noise
The reconstruction operation also translates noise sequences such as the quan-
tization error and the DAC error to the continuous-time domain. The time and
frequency domain reconstruction relationships for a random sequence are given by
r(t) =
1
Ts
∞∑
n=−∞
r[n]δ(t− nTs) ∗ hdac(t) ∗ hdac(−t) (2.14)
Φ(jω) = Ts × Φ(ejΩ)|Ω=ωTs ×
1
T 2s
|Hdac(jω)|2 (2.15)
where r(t) and r[n] are the autocorrelation functions of the random signal and se-
quence, respectively. Φ(jω) and Φ(ejΩ) are the continuous-time and the discrete-time
PSDs of the random signal and sequence, respectively. hdac(t) and Hdac(jω) are the
DAC impulse response and transfer function, respectively.
From (2.15), the reconstruction operation first scales the discrete-time noise PSD
Φ(ejΩ) by the factor Ts. This PSD scaling can be thought as the preservation of the
total noise power in the discrete-time domain as the noise power in the continuous-
time domain integrated over the Nyquist bandwidth. This can be mathematically
written as follows
N2 =
1
2pi
∫ pi
−pi
Φ(ejΩ)dΩ =
Ts
2pi
∫ pi
Ts
− pi
Ts
Φ(ejΩ)|Ω=ωTsdω (2.16)
Next, the scaled discrete-time noise PSD is shaped by the square magnitude of
the normalized DAC transfer function to obtain the continuous-time noise PSD. As
an example, the normalized NRZ DAC transfer function is plotted in Fig. 2.14 which
has 0 dB of gain at low frequency.
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2.2.2.3 Reconstruction Jitter
Analogous to sampling jitter, reconstruction jitter can be modelled as a discrete-
time sequence J [n] which quantifies the timing deviation of each reconstruction in-
stance from its ideal position. As an example, the reconstructed signal for an NRZ
DAC with jitter is given by
V (t) =
∞∑
n=−∞
(V [n]− V [n− 1])u(t− nTs − J [n]) (2.17)
which is illustrated in Fig. 2.15 together with the additive jitter noise signal
obtained by taking the difference between the reconstructed signal with jitter and
the ideal reconstructed signal.
-1
0
1
0 1 2 3 4 5 6 7 8 9 10
V (t)
Vfs
−1
8
0
1
8
0 1 2 3 4 5 6 7 8 9 10
n = t
Ts
J(t)
Vfs
Figure 2.15: Example reconstructed signal with jitter and additive jitter noise signal.
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In most practical situations, the NRZ DAC output is processed by a continuous-
time linear time invariant (LTI) system as shown in Fig. 2.16. Therefore, the quantity
of interest is the response of the continuous-time LTI system to the additive jitter
noise signal. This response may also be sampled by the observer in other situations.
1− z−1V [n] TsW (t)Ts e−sJ[n]s W [n]
Sampler
Time
LTI System
NRZ Reconstructor with Jitter
H(s)
Continuous-
Figure 2.16: Time domain model of the cascade interconnection of a NRZ recon-
structor with jitter followed by a continuous-time LTI system and a sampler.
Assuming that the magnitude of the jitter sequence is relatively small compared
to the clock period, the reconstructed signal at the continuous-time LTI system
output can be approximated using Taylor series expansion as
W (t) ≈
∞∑
n=−∞
(V [n]− V [n− 1])u(t− nTs) ∗ h(t) (2.18)
+
∞∑
n=−∞
J [n](V [n]− V [n− 1])δ(t− nTs) ∗ hj(t)
which consists of the ideal reconstructed signal and the continuous-time LTI system
response to the additive jitter noise signal. This response is proportional to the jitter
sequence J [n] multiplied by the first-order discrete-time derivative of the requantized
sequence V [n] − V [n − 1]. It is also the result of a convolution operation with the
jitter impulse response hj(t) of the system.
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2.3 Σ∆ Modulator
In this section, an overview on the discrete-time and the continuous-time single-
loop as well as MASH Σ∆ modulator architectures is presented.
2.3.1 DTΣ∆M
Fig. 2.17 shows the time domain model of a discrete-time Σ∆ ADC, which was
first introduced in [96]. It consists of a sampler, a discrete-time Σ∆ modulator
(DTΣ∆M), and a digital decimation filter. The DTΣ∆M consists of a discrete-time
loop filter, a Nyquist ADC, and a Nyquist DAC in a feedback loop configuration.
The Nyquist ADC and the Nyquist DAC are typically of low resolution and referred
as the quantizer and the feedback DAC, respectively.
Ts
V [n] H(z)
−
V (t)
Sampler Quantizer
φ
φ
Feedback DAC
D[n]
DTΣ∆M
Filter
Digital
DecimationTime
Loop Filter
Discrete-Time Σ∆ ADC
Discrete-
Figure 2.17: Time domain model of a discrete-time Σ∆ ADC.
The analysis of a DTΣ∆M is performed by using the linearized model as shown
in Fig. 2.18. In this model, the quantizer is replaced by an additive white noise
and the feedback DAC is replaced by a direct connection. The detailed continuous-
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time modelling of the Nyquist ADC and the Nyquist DAC presented in the previous
sections can be omitted in this discrete-time model.
V [n] H(z)
−
Quantizer
D[n]
Time
Loop Filter
Q[n]
Discrete-
Figure 2.18: Time domain linearized model of a DTΣ∆M.
The modulator output spectrum is given by
D(z) = STF(z)V (z) + NTF(z)Q(z) (2.19)
where the signal transfer function (STF) and the noise transfer function (NTF) of
the modulator are given by
STF(z) =
H(z)
1 +H(z)
(2.20)
NTF(z) =
1
1 +H(z)
(2.21)
Fig. 2.19 shows example STF and NTF of a fourth-order DTΣ∆M. The order
of the modulator refers to the number of zeros in the NTF, whose positions in this
example are spread across the bandwidth of interest to minimize the quantization
noise. Across the bandwidth of interest of pi/10 in this example, the STF provides a
unity gain and the NTF provides 47.6 dB of quantization noise suppression.
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Figure 2.19: Example STF and NTF of a fourth-order DTΣ∆M.
The ratio between the Nyquist frequency FS/2 and the bandwidth of interest
BW is an important design parameter called the oversampling ratio (OSR). It is
mathematically defined as follows
OSR =
FS/2
BW
(2.22)
To relax the design of an anti alias filter, a Nyquist ADC is typically operated
with an OSR > 1. Assuming that the quantization noise in a Nyquist ADC is spread
uniformly across the Nyquist bandwidth, the quantization noise power normalized
to the full-scale sinusoid input power or the quantization noise floor is given by
Q2 =
2
3
1
22B
1
OSR
(2.23)
22
where B is the number of quantization bits. For example, a four-bit Nyquist ADC
with −25.8 dBFS of quantization noise floor over the Nyquist bandwidth has −35.8
dBFS of quantization noise floor with an OSR of 10. The quantization noise floor
reduces by 10 dB every time the OSR is increased by ten times.
For a Σ∆ ADC, the quantization noise floor is given by
Q2 =
2
3
1
22B
× 1
2pi
∫ pi
OSR
− pi
OSR
|NTF(ejΩ)|2dΩ (2.24)
For example, a Σ∆ ADC with a four-bit quantizer and an NTF as shown in Fig.
2.19 has −83.4 dBFS of quantization noise floor. The difference of 47.6 dB between
the quantization noise floors of the example Σ∆ ADC and the example Nyquist ADC
is attributed to the quantization noise suppression provided by the NTF of a Σ∆
ADC. This improvement comes at the cost of potential for feedback loop instability.
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Figure 2.20: Example bode plot of a fourth-order discrete-time loop filter.
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The stability of the feedback loop in a DTΣ∆M can be assessed using linear
analyses. Fig. 2.20 shows example bode plot of a fourth-order discrete-time loop filter.
The phase margin (PM) and gain margin (GM) are 20.4 o and 3.8 dB, respectively,
predicting that the modulator is stable.
r=1
unstable for k<0.646
Figure 2.21: Example root locus plot of a fourth-order DTΣ∆M vs quantizer gain k
from 0.5 to 1.5.
Another tool to assess the stability of the feedback loop in a DTΣ∆M is the root
locus analysis. Fig. 2.21 shows an example root locus plot of a fourth-order DTΣ∆M
vs quantizer gain k from 0.5 to 1.5. The quantizer gain k can be modelled in Fig.
2.18 by modifying the discrete-time loop filter transfer function from H(z) to kH(z).
Two poles of the NTF go outside the unit circle for k < 0.646, which corresponds to
GM of 3.8 dB from the Bode plot analysis. The root locus analysis can be repeated
for all modulator parameters to obtain their margins against variations.
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To verify the results of linear analyses, transient simulation using a non-linear
quantizer model is a must. Fig. 2.22 shows an example output sequence and a Fast
Fourier Transform (FFT) spectrum of a fourth-order DTΣ∆M. The input sequence
is a sinusoid with an amplitude of −1.7 dBFS and a frequency of about one-fifth the
bandwidth of the modulator. The SQNR is 82.0 dB. The quantization noise floor is
−83.7 dBFS which is very close to the theoretical prediction of −83.4 dBFS.
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Figure 2.22: Example output sequence and FFT spectrum of a fourth-order DTΣ∆M.
This simulation can be repeated for different amplitudes of the sinusoid input
sequence to obtain the plot shown in Fig. 2.23. The DR, defined as the ratio be-
tween the maximum and minimum amplitude of the sinusoid input sequence which
corresponds to SQNR > 0 dB, is 82.1 dB. The maximum stable amplitude (MSA) is
−1.2 dBFS. For sinusoid input sequence with amplitude greater than the MSA, the
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modulator overloads and exhibits negative SQNR.
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Figure 2.23: Example SQNR vs sinusoid input sequence amplitude of a 4th-order
DTΣ∆M.
To understand the modulator overload behaviour, one needs to recognize that the
quantizer in a Σ∆ modulator processes both the input and the feedbacked quantiza-
tion noise sequences. Using linear analysis, the feedbacked quantization noise floor
at the quantizer input is given by
feedbacked Q2 =
2
3
1
22B
× 1
2pi
∫ pi
−pi
|NTF(ejΩ)− 1|2dΩ (2.25)
which is amplified to −18.9 dBFS from −25.8 dBFS in this example. Assuming
that the probability distribution function of the feedbacked quantization noise is
also uniform, this corresponds to the feedbacked quantization noise level bounded
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within ±0.140 Vfs. Thus, the amplitude of the sinusoid input sequence should be
limited to 0.860 Vfs or −1.3 dBFS to ensure that the quantizer input level never
exceeds full-scale. This theoretical prediction is very close to the simulated value of
−1.2 dBFS. The MSA can therefore be estimated using the following formula
MSA
Vfs
= 1− 1
2B
√
1
2pi
∫ pi
−pi
|NTF(ejΩ)− 1|2dΩ (2.26)
The MSA is improved by increasing the number of quantization levels and reduc-
ing the feedbacked quantization noise amplification factor. This amplification factor
is correlated to the aggressiveness of the NTF, which is usually quantified by the
peak NTF gain or the out-of-band NTF gain.
As the out-of-band NTF gain is increased, the quantization noise suppression
of the modulator is also improved or becomes more aggressive. This fact is a con-
sequence of the “waterbed effect” which states that if a disturbance in a feedback
system is suppressed at some frequency range, it will be amplified at the other fre-
quency range. The modulator also becomes less stable with reduced margin against
variations independent from the number of quantization levels.
Reducing the out-of-band NTF gain to improve the modulator robustness is only
recommended up to certain point in which the quantizer tonal behaviour manifests
in the modulator output spectrum [97]. This can be explained as the strength of the
dithering effect provided by feedbacked quantization noise at the quantizer input is
reduced. Thus, the NTF is a very important parameter in a Σ∆ modulator design
which should be carefully selected to balance the trade-off between the quantization
noise suppression and the design complexity needed to keep variations under control.
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2.3.2 CTΣ∆M
Fig. 2.24 shows the time domain model of a continuous-time Σ∆ ADC. Compared
to the discrete-time Σ∆ ADC in Fig. 2.17, the continuous-time Σ∆ ADC does not
require a dedicated sampler at the ADC input since the loop filter directly processes
the input signal. The sampling operation occurs inside the quantizer. The feedback
DAC also plays a role to reconstruct the digital output sequence to its continuous-
time counterpart for the feedback operation.
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Continuous-Time Σ∆ ADC
Continuous- Quantizer
Figure 2.24: Time domain model of a continuous-time Σ∆ ADC.
The analysis of a CTΣ∆M is performed by using the linearized model as shown
in Fig. 2.25. In this model, the continuous-time loop filter is split into its feedforward
and feedback parts which process the input signal and the output sequence, respec-
tively. The feedback part together with the feedback DAC transfer function can be
modelled in the discrete-time domain using impulse invariant analysis demonstrated
in appendix C. Thus, the analyses presented in the previous subsection are also valid
for a CTΣ∆M.
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Figure 2.25: Time domain linearized model of a CTΣ∆M.
Using a zero clock cycle delay NRZ feedback DAC as an example, a continuous-
time loop filter can be synthesized with the help of Table C.1 in appendix C such
that its pulse response matches with the impulse response of the original discrete-
time loop filter at the quantizer sampling instances. This is shown in Fig. 2.26.
-100
0
100
0 10 20 30 40 50 60 70 80 90 100
n = t
Ts
h[n]
h(t) ∗ (u(t)− u(t− Ts))
Figure 2.26: Example discrete-time loop filter impulse response and continuous-time
loop filter pulse response of a fourth-order CTΣ∆M.
The continuous-time transfer function of the cascade interconnection of a zero
clock cycle delay NRZ feedback DAC followed by a continuous-time loop filter is
compared with its discrete-time counterpart as shown in Fig. 2.27. Good matching
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is observed in-band. However, they differ considerably out-of-band near their unity
gain frequencies which can affect the result of linear stability analysis. This difference
is caused by the transfer function folding experienced by the discrete-time loop filter
transfer function as follows
H(ejΩ) =
1
Ts
∞∑
k=−∞
Hdac(jω)H(jω)
∣∣∣∣
ω= Ω
Ts
− 2pik
Ts
(2.27)
For example, the worst-case error in the magnitude of the continuous-time trans-
fer function is reduced from 61 % to 20 % at the Nyquist frequency if just one folding
k = 1 is taken into account. (2.27) is therefore practical to assist the stability analy-
sis of a CTΣ∆M using an AC simulation where an exact impulse invariant transform
analysis is too complex to be performed.
-20
0
20
40
60
80
pi
100
BW = pi
10
pi
d
B
Ω = ωTs
H(z)
Hdac(s)H(s)
Figure 2.27: Example transfer functions of the cascade interconnection of a zero
clock cycle delay NRZ feedback DAC followed by a continuous-time loop filter and
the discrete-time loop filter of a fourth-order CTΣ∆M.
The determination of an STF in a CTΣ∆M is not as straightforward as that in a
DTΣ∆M as its input is still in the continuous-time domain. The modulator output
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spectrum is given by
D(ejΩ) =
∞∑
k=−∞
STF(jω)V (jω)|ω= Ω
Ts
− 2pik
Ts
+NTF(ejΩ)Q(ejΩ) (2.28)
where the STF for a periodic input signal is given by
STF(jω) = H(jω)NTF(ejωTs) (2.29)
Fig. 2.28 shows an example STF of a fourth-order CTΣ∆M. Assuming that the
input signal is a sinusoid, the x-axis corresponds to its normalized angular frequency
ωTs and the y-axis corresponds to the gain it experiences. The angular frequency of
the sinusoid output sequence Ω can be determined using the folding relationship in
(2.3). For an aperiodic input signal, the STF in (2.29) is scaled by the factor 1/Ts.
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Figure 2.28: Example STF of a 4th-order CTΣ∆M.
The STF of a CTΣ∆M provides a strong attenuation for alias input signals
residing near the integer multiples of the sampling frequency. This rejection is com-
mensurate with the degree of NTF suppression and the continuous-time loop filter
out-of-band filtering. The alias rejection provided by the NTF can be understood
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as a consequence of the fact that the sampling and the quantization operations in
a CTΣ∆M occur at the same place which is the quantizer. Thus, any error in the
sampling operation is indistinguishable from the quantization noise.
The example STF in Fig. 2.28 exhibits out-of-band peaking for input signal lo-
cated approximately between the modulator bandwidth and the Nyquist frequency.
This peaking is undesired in wireless applications as strong out-of-band blocker can
potentially overload the modulator. In a practical CTΣ∆M implementation, the loop
filter topology can be selected to provide independent control between the STF and
the NTF in which out-of-band STF peaking can be eliminated in some topologies to
provide an out-of-band blocker tolerance.
In addition to the advantages of an inherent alias rejection and a tolerance to
out-of-band blocker, the CTΣ∆M architecture is currently favored compared to the
DTΣ∆M architecture in wide bandwidth Σ∆ modulator implementations. The
widest bandwidth attained by a CTΣ∆M currently is 465 MHz [92] compared to
the 40 MHz of bandwidth attained by a DTΣ∆M [98]. This can be attributed to
the superior power and noise efficiencies of continuous-time circuits compared to
discrete-time circuits.
However, the design of a CTΣ∆M has several challenging aspects to be tackled
compared to the design of a DTΣ∆M. Due to the higher speed of operation, excess
loop delay (ELD) caused by the non-zero delay in the operations of the quantizer
and the feedback DAC degrades stability and needs to be compensated by additional
circuit complexities. Due to its continuous-time operation, timing error in the feed-
back DAC such as jitter, delay mismatch, and waveform asymmetry degrades the
performance. These non-idealities will be studied in more details for the proposed
architecture.
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2.3.3 MASH Σ∆ Modulator
Fig. 2.29 shows the time domain model of a two-stage MASH DTΣ∆M, which
was first introduced in [99] in the three-stage version. Analysis are performed in the
discrete-time domain for simplicity. Both stages consist of discrete-time loop filters,
feedback DACs, and quantizers. Interstage connection is implemented by taking the
difference between the input and the output of Q1 using DAC2. Therefore, the input
of the second stage is simply the inverted first-stage quantization noise.
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−
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Loop Filter 1
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NCF2(z)
Noise Cancellation Filter
D[n]
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Figure 2.29: Time domain model of a two-stage MASH DTΣ∆M.
The spectrum of the noise cancellation filter (NCF) output is given by
D(z) = STF(z)V (z) + LTF(z)Q1(z) + NTF(z)Q2(z) (2.30)
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where the STF, leakage transfer function (LTF), and NTF are given by
STF(z) =
H1(z)
1 +H1(z)
NCF1(z) (2.31)
LTF(z) =
1
1 +H1(z)
NCF1(z)− H2(z)
1 +H2(z)
NCF2(z) (2.32)
NTF(z) =
1
1 +H2(z)
NCF2(z) (2.33)
If the NCF transfer functions are selected as follows
NCF1(z) =
H2(z)
1 +H2(z)
(2.34)
NCF2(z) =
1
1 +H1(z)
(2.35)
then the LTF and the NTF becomes
LTF(z) = 0 (2.36)
NTF(z) =
1
1 +H1(z)
1
1 +H2(z)
(2.37)
In this case, the first-stage quantization noise is completely cancelled leaving the
modulator output with the second-stage quantization noise suppressed by the NTFs
of the first and the second stages and the input sequence shaped by the STF.
Fig. 2.30 shows an example fourth-order NTFs comparison with optimized and
DC zeros. The fourth-order NTF with optimized zeros, which is used as an example
in the previous subsections, has 47.6 dB of quantization noise suppresion for an OSR
of 10 and 7.0 dB of feedbacked quantization noise amplification factor. The fourth-
order NTF with DC zeros has 49.9 dB of quantization noise suppression for an OSR
of 10. If the fourth-order NTF with DC zeros is implemented with a cascade of two
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second-order Σ∆ modulator or a MASH 2-2 Σ∆ modulator, its stability is equivalent
to a fourth-order NTF with optimized zeros since a second-order NTF with DC zeros
also has 7.0 dB of feedbacked quantization noise amplification factor.
-80
-70
-60
-50
-40
-30
-20
-10
0
10
20
30
pi
100
BW = pi
10
pi
d
B
Ω
NTF with DC zeros
NTF with
optimized zeros
-47.6 dB
-49.9 dB
Figure 2.30: Example fourth-order NTFs comparison with optimized and DC zeros.
Besides the additional 2.3 dB of quantization noise suppression in this example,
most MASH Σ∆ modulator architectures allow the use of interstage gain to further
improve this specification. This can be modelled in Fig. 2.29 by amplifying the
second-stage input and attenuating the second-stage output by the same factor. For
example, an interstage gain of 2 V/V is popular as it can be realized efficiently on the
digital domain. Higher interstage gain is possible but this might not be an efficient
solution if the quantization noise performance starts to be limited by the leakage and
the cost to implement this gain on the analog domain becomes prohibitive.
In addition, a MASH Σ∆ modulator has superior overload recovery compared to
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a high-order single-loop Σ∆ modulator. In a high-order single-loop Σ∆ modulator,
there is no guarantee that it will return to stable operation after a large input signal
that overloads the modulator is removed. This situation is also applicable during
startup, requiring reset and detection mechanisms if the modulator overloads. On
the other hand, a first-order and a second-order Σ∆ modulators are guaranteed to
be stable as long as the magnitude of the input signal is bounded [100].
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Figure 2.31: Time domain model of a MASH N-0 DTΣ∆M.
Fig. 2.31 and 2.32 show the time domain models of a MASH N-0 and a MASH
0-N DTΣ∆Ms. These two architectures are special cases of the two-stage MASH
DTΣ∆M in which one of the stages is a Nyquist ADC. In the MASH N-0 Σ∆
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modulator architecture which was first introduced in [101], the second stage is im-
plemented by a Nyquist ADC whose resolution needs to be higher than that of the
first-stage quantizer. This architecture is attractive if a Nyquist ADC can be de-
signed to be more power efficient than a Σ∆ modulator for the second stage with
the same resolution in-band. In the MASH 0-N Σ∆ modulator architecture which
was first introduced in [102], the first stage is implemented by a Nyquist ADC. This
architecture relaxes the input signal swing processed by the second stage. However,
the tonal behaviour of the first-stage quantizer and the gain matching accuracy limit
its distortion performance.
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Figure 2.32: Time domain model of a MASH 0-N DTΣ∆M.
Another special case is the sturdy MASH (SMASH) Σ∆ modulator architecture
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which was first introduced in [103]. Its time domain model is shown in Fig. 2.33.
It is essentially a single-loop Σ∆ modulator with a MASH 0-N Σ∆ modulator as a
quantizer. Thus, its robustness against quantization noise leakage is similar to that
of a MASH 0-N Σ∆ modulator architecture. However, its stability is similar to that
of a single-loop Σ∆ modulator architecture. Moreover, extra care is necessary to
ensure that the out-of-band quantization noise from the MASH 0-N quantizer does
not overload the main feedback loop.
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Figure 2.33: Time domain model of a SMASH DTΣ∆M.
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3. ARCHITECTURE SYNTHESIS
This section describes architecture synthesis of the proposed MASH 2-2 CTΣ∆M.
The architecture is first described and analyzed. Synthesis procedure which leads to
the final design are discussed. Detailed analyses and simulation results on the effects
of major non-idealities are presented.
3.1 Proposed Architecture
Fig. 3.1 shows the proposed MASH 2-2 CTΣ∆M architecture. The modulator
core consists of two single-loop CTΣ∆M stages and an NCF. Each stage is comprised
of two integrators, feedback DACs, and a quantizer. Bias and RC time constant
calibration circuits provide support for each stage.
3.1.1 Proposed Single-Loop CTΣ∆M Stage Architectures
Fig. 3.2 shows the first and the second stage architectures used in the proposed
MASH 2-2 CTΣ∆M architecture. Feedback topology is adopted to avoid out-of-band
peaking of the input signal for the first stage and amplification of the first-stage quan-
tization noise for the second stage. The loop filters are realized using an active-RC
topology with digitally tunable capacitors. High gain multi-stage operational ampli-
fiers (OAs) are implemented to satisfy both the loop filter linearity and quantization
noise leakage specifications.
DAC1 and DAC6 provide the main feedback paths in the first and the second
stages, respectively. The delay of DAC1 is extended to two clock cycle to accomodate
data weighted averaging (DWA) [104]. This extra delay is compensated by DAC2
which also takes advantage of DWA. On the other hand, the delay of DAC6 is kept
to one clock cycle as it does not need DWA.
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Figure 3.1: Proposed MASH 2-2 CTΣ∆M architecture.
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DAC4 and DAC3 provide the half and the one clock cycle delay feedback paths in
the first stage, respectively. This ELD compensation scheme provides better power
efficiency compared to using the zeroth-order feedback path [105, 106] and lower
quantizer complexity compared to using the digital ELD compensation [107]. They
resemble the differentiator DAC [11], but the main difference is that DAC3 coefficient
is reduced by four times which save area and power consumption. DAC9 and DAC8
fulfill the same roles as DAC4 and DAC3 in the second stage, respectively.
All DACs use the NRZ pulse shaping to reduce jitter sensitivity. Their bias
currents are generated to have values inversely proportional to the values of the
replica loop filter resistors to minimize quantization noise leakage.
Two four-bit flash quantizers provide an amplification factor of 2.5 V/V to reduce
the signal swings and the bandwidths of the second and the fourth integrators by the
same amount. This is achieved by reducing the quantizer full-scale with respect to
that of the modulator [108]. Since the quantizer LSB is reduced by this technique,
the offsets of the dynamic comparators used in the quantizer are calibrated to the
reference voltages on startup to maintain accuracy. This also enables the quantizers
to have zero analog power consumption.
3.1.2 Proposed MASH 2-2 CTΣ∆M Architecture
The proposed MASH 2-2 CTΣ∆M architecture relies on the accuracy of the RC
time constant calibration circuits to minimize quantization noise leakage by tuning
the analog loop filter transfer functions through the digitally tunable capacitors.
Since an RC time constant in a modern CMOS process can vary by up to ±40
%, this type of analog calibration scheme is already a necessity for the single-loop
CTΣ∆M architecture to maintain stability over process corners. Therefore, it is
implemented in this design with improved accuracy to also satisfy the quantization
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noise leakage specification. The analog calibration scheme is preferred compared
to the digital correction of modulator output [7, 92] which is too power hungry to
implement at high sampling frequency. Compared to the analog calibration schemes
used in prior designs [109, 28], the calibration algorithm used in this design is more
power efficient, simple to implement, and compatible with background operation.
The interstage connection of the proposed MASH 2-2 CTΣ∆M architecture is
implemented by the main interstage path through R3 and five additional feedforward
interstage paths through R13, R24, C24, DAC5, and DAC7. Without these additional
paths, the second stage needs to process the input signal without any attenuation
and the NCF needed to cancel the first-stage quantization noise is complex [28]. Even
though the in-band input signal processed by the second stage can be cancelled using
DAC5 [7, 109], this leads to out-of-band peaking of the input signal and the first-
stage quantization noise at the second-stage output. This out-of-band peaking can
be solved by minimizing DAC5 delay or implementing an analog delay in the main
interstage path [69, 81, 92]. Compared to these solutions, the additional feedforward
interstage paths reduce the input signal swings at the second-stage integrator outputs
without any out-of-band peaking. Furthermore, these paths are relatively weak and
do not load the second stage.
3.2 Analysis
Fig. 3.3 shows the proposed MASH 2-2 CTΣ∆M time domain model as a starting
point for analysis.
Table 3.1 shows the impulse invariant transform analyses of the loop gains of the
first and the second stages used in the proposed MASH 2-2 CTΣ∆M. The loop gain
of each stage is a superposition of the loop gain of each cascade interconnection of a
DAC and a part of the continuous-time loop filter.
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Figure 3.3: Proposed MASH 2-2 CTΣ∆M time domain model.
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Table 3.1: Impulse invariant transform analyses of the loop gains of the first and the
second stages used in the proposed MASH 2-2 CTΣ∆M.
DAC z H(s) H(z)
DAC1 z
−2 1
s2T 2s
1
2
z−3+z−4
(1−z−1)2
DAC2 z
−2 1
2
1
sTs
1
2
z−3
1−z−1
DAC3 z
−1 − 1
sTs
− z−2
1−z−1
DAC4 z
−1/2 4
sTs
2(z−1+z−2)
1−z−1
H1(z) (Total)
2z−1−z−2
(1−z−1)2
DAC z H(s) H(z)
DAC6 z
−1 1
s2T 2s
1
2
z−2+z−3
(1−z−1)2
DAC8 z
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−3
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2(z−1+z−2)
1−z−1
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Fig. 3.4 shows the bode plot of the first and the second stages used in the proposed
MASH 2-2 CTΣ∆M. Both stages implement a second-order NTF with DC zeros. The
gain margin is −2.5 dB. The phase margin is 23.9 o.
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Figure 3.4: Bode plot of the first and the second stages used in the proposed MASH
2-2 CTΣ∆M.
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Fig. 3.5 shows the root locus plot of the first and the second stages used in the
proposed MASH 2-2 CTΣ∆M vs quantizer gain k from 1.25 to 3.75. The nominal
quantizer gain is 2.5 V/V. One pole of the NTF goes outside the unit circle for
k > 3.335 which corresponds to gain margin of −2.5 dB in Bode plot analysis.
r=1unstable for k>3.335
Figure 3.5: Root locus plot of the first and the second stages used in the proposed
MASH 2-2 CTΣ∆M vs quantizer gain k from 1.25 to 3.75.
Table 3.2 shows the impulse invariant transform analysis of the interstage loop
gain of the proposed MASH 2-2 CTΣ∆M. It derives the equivalent discrete-time
open-loop loop filter transfer function H12(z) from the first-stage output Do1 to the
second-stage output Do2.
The results of impulse invariant transform analyses can be used to simplify the
proposed MASH 2-2 CTΣ∆M time domain model as shown in Fig. 3.6.
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Table 3.2: Impulse invariant transform analysis of the interstage loop gain of the
proposed MASH 2-2 CTΣ∆M.
DAC z H(s) H(z)
DAC1 z
−2 1
s4T 4s
+ 5
12
1
s2T 2s
1
4
z−3+z−4+z−5+z−6
(1−z−1)4
DAC2 z
−2 1
2
1
s3T 3s
+ 1
12
1
s2T 2s
+ 5
24
1
sTs
1
12
4z−3−z−4+3z−5
(1−z−1)3
DAC3 z
−1 − 1
s3T 3s
− 1
6
1
s2T 2s
− 10
24
1
sTs
−1
6
4z−2−z−3+3z−4
(1−z−1)3
DAC4 z
−1/2 4
s3T 3s
+ 2
3
1
s2T 2s
+ 5
3
1
sTs
1
6
6z−1+9z−2+4z−3+5z−4
(1−z−1)3
DAC5 z
−1 − 1
12
1
s2T 2s
− 1
24
z−2+z−3
(1−z−1)2
DAC7 z
−1 5
24
1
sTs
5
24
z−2
1−z−1
H12(z) (Total)
z−1
(1−z−1)4
The STF, the LTF, and the NTF are given by
STF(jω) =
(
1
(jωTs)4
+
5
12
1
(jωTs)2
)
× (1− ejωTs)4 (3.1)
LTF(z) = 0 (3.2)
NTF(z) = (1− z−1)4 (3.3)
whereas the STFs and the NTFs of the first and the second stages are given by
STF1(jω) =
(1− ejωTs)2
(jωTs)2
(3.4)
STF2(jω) =
(
1
(jωTs)4
+
5
12
1
(jωTs)2
)
× (1− ejωTs)2 − e
−jωTs
(jωTs)2
(3.5)
NTF1(z) = (1− z−1)2 (3.6)
NTF2(z) = (1− z−1)2 (3.7)
NTF12(z) = −z−1 (3.8)
These equations show that the proposed MASH 2-2 CTΣ∆M implement a fourth-
order NTF with DC zeros. Systematic leakage of the first-stage quantization noise is
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1
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1
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+ 5
12
Do2[n]Do1[n]
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H2(z)
-
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- -
H2(s)
Q1[n] Q2[n]
Figure 3.6: Proposed MASH 2-2 CTΣ∆M simplified time domain model.
eliminated. Thanks to the additional feedforward interstage paths, the second stage
simply processes the inverted delayed version of the first-stage quantization noise.
They also greatly simplify the NCF transfer functions.
Fig. 3.7a shows the STFs of the proposed MASH 2-2 CTΣ∆M. The STFs are
free from out-of-band peaking. The modulator STF possesses a notch located at
ωTs =
√
12/5 generated by the second-order feedforward interstage path through
C24 and the cancellation of the third-order feedforward interstage paths through
R13 and R24. The input signal swing at the second-stage output is reduced by half
compared to those in the first-stage and the modulator outputs.
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Figure 3.7: (a) STFs and (b) NTFs of the proposed MASH 2-2 CTΣ∆M.
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Fig. 3.7b show the NTFs of the proposed MASH 2-2 CTΣ∆M. The quantization
noise suppressions provided by the second-order and the fourth-order NTFs with
DC zeros are 27.2 dB and 49.9 dB, respectively, for an OSR of 10. With four-
bit quantizers used in both stages, the quantization noise floors at the first-stage
and the modulator outputs are −63.0 dBFS and −85.7 dBFS, respectively. The
interstage NTF denoted as NTF12(z), which is the transfer function from the first-
stage quantization noise to the second-stage output, has a flat 0 dB of gain.
Fig. 3.8 show the SQNR vs sinusoid input signal amplitude of the proposed MASH
2-2 CTΣ∆M. The DR is 85.5 dB. The quantization noise floor is −85.5 dBFS, which
is very close to the theoretical quantization noise floor of −85.7 dBFS. The peak
SQNR is 85.2 dB which occurs at an input amplitude of −0.7 dBFS. The MSA is
−0.6 dBFS.
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Figure 3.8: SQNR vs sinusoid input signal amplitude of the proposed MASH 2-2
CTΣ∆M.
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Fig. 3.9 shows the modulator output sequence and FFT spectrum of the proposed
MASH 2-2 CTΣ∆M at peak SQNR condition. The simulated quantization noise
spectrum follows the fourth-order noise-shaping behaviour predicted by the theory
in (3.3) and shown in Fig. 3.9 using a white line.
Fig. 3.10 shows the first and the second stages output sequences and FFT spec-
trums of the proposed MASH 2-2 CTΣ∆M at peak SQNR condition. The SQNR
at the first-stage output is 53.9 dB, which differs significantly compared to the pre-
dicted theoretical value of 62.3 dB. At close inspection, tones can be observed at the
output spectrums of both stages since the first stage is very close to the overload
condition at this input amplitude of −0.7 dBFS. Thanks to the second stage, these
tones are cancelled and not visible at the modulator output. Quantization noise and
distortion cancellation of 31.3 dB is observed.
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Figure 3.9: Modulator output sequence and FFT spectrum of the proposed MASH
2-2 CTΣ∆M at peak SQNR condition.
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Figure 3.10: First and second stages output sequences and FFT spectrums of the
proposed MASH 2-2 CTΣ∆M at peak SQNR condition.
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To analyze the signal swings at the integrator outputs, the following equations
can be written by referring to the time domain model in Fig. 3.3.
V1(jω) =
2
7
Vi(jω)
jωTs
− 2
7
e−2jωTs
Vo1(jω)
jωTs
(3.9)
V2(jω) =
7
5
V1(jω)
jωTs
− 1
5
(
2e−2jωTs − 3e−jωTs + 8e−jωTs/2
) Vo1(jω)
jωTs
(3.10)
V3(jω) =
V2(jω)
jωTs
− 7
30
V1(jω)
jωTs
+
1
30
e−jωTs
Vo1(jω)
jωTs
− 2
5
e−jωTs
Vo2(jω)
jωTs
(3.11)
V4(jω) =
V3(jω)
jωTs
+
1
6
V2(jω)
jωTs
+
5
12
V2(jω)− 1
12
e−jωTs
Vo1(jω)
jωTs
− 1
5
(
−3e−jωTs + 8e−jωTs/2
) Vo2(jω)
jωTs
(3.12)
where Vo1(jω) and Vo2(jω) are the first-stage and the second-stage continuous-time
output spectrums which are the results of reconstruction operations performed by
the NRZ DACs.
The reconstructed input spectrum at the first-stage and the second-stage continuous-
time outputs are given by
Vo1(jω)|Q1=Q2=0 =
1− e−jωTs
jωTs
∞∑
k=−∞
STF1
(
jω − j 2pik
Ts
)
Vi
(
jω − j 2pik
Ts
)
(3.13)
Vo2(jω)|Q1=Q2=0 =
1− e−jωTs
jωTs
∞∑
k=−∞
STF2
(
jω − j 2pik
Ts
)
Vi
(
jω − j 2pik
Ts
)
(3.14)
The reconstructed quantization noise PSD at the first-stage and the second-stage
continuous-time outputs are given by
|Vo1(jω)|2|Vi=0 = Q21Ts × |NTF1(ejωTs)|2 ×
1
T 2s
∣∣∣∣∣1− e
−jωTs
jω
∣∣∣∣∣
2
(3.15)
|Vo2(jω)|2|Vi=0 =
(
Q21Ts × |NTF12(ejωTs)|2 +Q22Ts × |NTF2(ejωTs)|2
)
× 1
T 2s
∣∣∣∣∣1− e
−jωTs
jω
∣∣∣∣∣
2
(3.16)
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The theoretical continuous-time spectrums at the integrator outputs can be plot-
ted using (3.9) to (3.16). However, it is more convenient in simulation to obtain the
discrete-time spectrums by applying FFTs at the sampled integrator outputs. Using
impulse invariant transform analysis, the sampled integrator outputs are of the form
Vm(e
jΩ) =
∞∑
k=−∞
ISTFm(jω)Vi(jω)|ω= Ω
Ts
− 2pik
Ts
+ INTF1m(e
jΩ)Q1(e
jΩ) + INTF2m(e
jΩ)Q2(e
jΩ) (3.17)
wherem is the integrator index from one to four. The discrete-time integrator output
spectrum contains the sampled input spectrum shaped by the integrator STF and
the quantization noise spectrums shaped by the integrator NTFs.
The integrator STFs are given by
ISTF1(jω) =
2
7
1
jωTs
− 2
7
e−3jωTs
1− e−jωTs STF1(jω) (3.18)
ISTF2(jω) =
2
5
STF1(jω) (3.19)
ISTF3(jω) =
2
5
1
(jωTs)3
− 1
15
1
(jωTs)2
− 1
30
6e−jωTs + 23e−2jωTs − 24e−3jωTs + 7e−4jωTs
(1− e−jωTs)3 STF1(jω)
− 2
5
e−2jωTs
(1− e−jωTs)2STF2(jω) (3.20)
ISTF4(jω) =
2
5
STF2(jω) (3.21)
Fig. 3.11 shows the simulated STFs and integrator STFs of the proposed MASH
2-2 CTΣ∆M. Theoretical predictions are shown using white lines. The in-band input
signal swings at the first through the fourth integrator outputs are 0 dB, −8 dB, −5.7
dB, and −14.0 dB, respectively. No out-of-band STF peaking is observed.
54
-80
-70
-60
-50
-40
-30
-20
-10
0
0
√
12
5
pi 2pi
d
B
ωTs
STF(jω)
STF1(jω)
STF2(jω)
-80
-70
-60
-50
-40
-30
-20
-10
0
0 pi 2pi
d
B
ωTs
ISTF1(jω)
ISTF2(jω)
ISTF3(jω)
ISTF4(jω)
Figure 3.11: Simulated STFs and integrator STFs of the proposed MASH 2-2
CTΣ∆M.
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The integrator NTFs for the first-stage quantization noise are given by
INTF11(z) = −2
7
z−3
1− z−1NTF1(z) (3.22)
INTF12(z) =
2
5
(NTF1(z)− 1) (3.23)
INTF13(z) = − 1
60
12z−1 + 43z−2 − 42z−3 + 11z−4
(1− z−1)3 NTF1(z)
− 2
5
z−2
(1− z−1)NTF12(z) (3.24)
INTF14(z) =
2
5
NTF12(z) (3.25)
The integrator NTFs for the second-stage quantization noise are given by
INTF21(z) = 0 (3.26)
INTF22(z) = 0 (3.27)
INTF23(z) = −2
5
z−2
(1− z−1)NTF2(z) (3.28)
INTF24(z) =
2
5
(NTF2(z)− 1) (3.29)
Fig. 3.12 and Fig. 3.13 show the first through the fourth integrator output se-
quences and FFT spectrums of the proposed MASH 2-2 CTΣ∆M at peak SQNR
condition. The integrator output signals are sampled at the same sampling instances
of the quantizers which is the assumption behind the derivation of (3.17) to (3.29).
The simulated quantization noise spectrums agree with the theoretical results de-
rived in (3.22) to (3.29) and shown in Fig. 3.12 and Fig. 3.13 using white lines. No
out-of-band quantization noise peaking is observed. The second-stage is not prone
to overload from processing the first-stage quantization noise.
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Figure 3.12: First and second integrator output sequences and FFT spectrums of
the proposed MASH 2-2 CTΣ∆M at peak SQNR condition.
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Figure 3.13: Third and fourth integrator output sequences and FFT spectrums of
the proposed MASH 2-2 CTΣ∆M at peak SQNR condition.
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3.3 Synthesis Procedure
To arrive at the chosen feedforward interstage paths, various permutations of the
MASH 2-2 CTΣ∆M architecture were synthesized. The design options considered
were: (i) four loop filter feedforward interstage paths, one of which is the unused
resistive connection from the first-integrator output to the fourth-integrator input,
(ii) two interstage DACs from the first-stage output to the second-stage integrator
inputs with a one, a one and a half, or two clock cycle delays, and (iii) delay from
the first-stage output to the modulator output of one or two clock cycles.
For every option, the feedforward interstage path coefficients were obtained using
impulse invariant transform analysis to eliminate the systematic first-stage quanti-
zation noise leakage with simple NCF transfer functions. All of the candidates were
analyzed and compared based on the input signal swings present at the second-stage
integrator outputs and the value of the coefficients for ease of implementation.
The five additional feedforward interstage paths are necessary to constraint the
NCF transfer functions. To add constraint for either or both the in-band input signal
swings at the second-stage integrator outputs, up to two extra design variables are
necessary. Unlike [110], this is not pursued further in this design due to the added
design complexity and the lack of constraints on the out-of-band input signal swings.
An improved topology is obtained by adding a feedforward resistive path from
the modulator input to the second-integrator input that cancels the second-order
feedforward path through C24. In this case, the in-band input signal swings at the
third-integrator and the second-stage outputs are −20.0 dB and −21.6 dB, respec-
tively. Thus, an interstage gain can be used to reduce the second-stage quantization
noise floor. As this design allocates a quantization noise leakage budget for a safe
measure, this modification is not necessary. It can be attractive for future designs.
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3.4 Non-Idealities
In this section, the effects of non-idealities such as circuit thermal noise, DAC
clock jitter, DACmismatch, and process variations are analyzed. These non-idealities
are important as they limit the performance of the proposed MASH 2-2 CTΣ∆M.
3.4.1 Circuit Thermal Noise
Table 3.3 shows the impulse invariant transform analysis of circuit thermal noise
of the proposed MASH 2-2 CTΣ∆M. It derives the square magnitudes of the open-
loop equivalent discrete-time NTFs from each integrator input to the second-stage
output using Table A.1 in appendix A as a reference.
Table 3.3: Impulse invariant transform analysis of circuit thermal noise of the pro-
posed MASH 2-2 CTΣ∆M.
R H(s) |H(z)|2
R1
1
s4T 4s
+ 5
12
1
s2T 2s
1091z−1+5760z−2+2421z−3+11696z−4+2421z−5+5760z−6+1091z−7
30240(1−z−1)8
R2
7
2
1
s3T 3s
+ 7
12
1
s2T 2s
+ 35
24
1
sTs
− 49
8640
683z−1−452z−2+1698z−3−452z−4+683z−5
(1−z−1)6
R3
5
2
1
s2T 2s
25
24
z−1+4z−2+z−3
(1−z−1)4
R4
5
2
1
sTs
−25
4
z−1
(1−z−1)2
Fig. 3.14 shows the square magnitudes of the close-loop equivalent discrete-time
NTFs from each integrator input to the modulator output of the proposed MASH 2-2
CTΣ∆M. The suppressions for the input-referred thermal noise of the first through
the fourth integrators are 0.2 dB, 4.2 dB, 19.3 dB, and 30.8 dB, respectively.
Fig. 3.15 shows the circuit thermal noise breakdown of the proposed MASH 2-2
CTΣ∆M. The total circuit thermal noise floor of the modulator is −79.1 dBFS. The
modulator full-scale is 687.5 mV.
60
-40
-30
-20
-10
0
10
20
30
pi
100
BW = pi
10
pi
d
B
Ω
-4.2 dB
-19.3 dB
-30.8 dB
|H1(z)|2|NTF2(z)NCF2(z)|2|H2(z)|2|NTF2(z)NCF2(z)|2|H3(z)|2|NTF2(z)NCF2(z)|2|H4(z)|2|NTF2(z)NCF2(z)|2
Figure 3.14: Square magnitudes of the close-loop equivalent discrete-time NTFs from
each integrator input to the modulator output of the proposed MASH 2-2 CTΣ∆M.
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Figure 3.15: Circuit thermal noise breakdown of the proposed MASH 2-2 CTΣ∆M.
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3.4.2 DAC Clock Jitter
The prototype chip relies on the performance of an external clock source to mini-
mize the effect of clock jitter to the modulator noise floor. Here the analysis in [111]
is used to have an estimate on the modulator clock jitter sensitivity. In addition to
the white clock jitter model, a low frequency clock spur can be used to model the
clock phase noise near the carrier frequency assuming that this noise has a very nar-
row bandwidth compared to that of the modulator. The analysis here also assumes
that the effect of clock jitter is dominated by that in DAC1 for simplicity.
The approximate modulator noise floors due to a white clock jitter mixes with
the first-stage quantization noise and the input signal are given by
N2jq1 ≈
J2
T 2s
×Q21 ×
1
OSR
× 1
2pi
∫ pi
−pi
|NTF1(Ω)(1− e−jΩ)|2dΩ (3.30)
N2ji ≈
J2
T 2s
× A
2
2
× 1
OSR
× STF1(jωo)(1− e−jωoTs) (3.31)
The approximate modulator noise floors due to a low frequency clock spur mixes
with the first-stage quantization noise and the input signal are given by
N2sq1 ≈
1
2
A2j
T 2s
×Q21 ×
1
2pi
∫ pi
OSR
− pi
OSR
|NTF1(Ω)(1− e−jΩ)|2dΩ (3.32)
N2si ≈
1
2
A2j
T 2s
× A
2
2
× STF1(jωo)(1− e−jωoTs)
(
u(ωoTs)− u
(
ωoTs − pi
OSR
))
(3.33)
where J2 is the white clock jitter variance, Aj is the clock spur amplitude, Q21 is the
quantization noise floor of the first-stage quantizer, A is the sinusoid input signal
amplitude, and ωo is the sinusoid input signal angular frequency.
Fig. 3.16 shows the simulated noise floor of the proposed MASH 2-2 CTΣ∆M for
a white clock jitter and a low frequency clock spur models in all DACs.
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3.4.3 DAC Mismatch
DAC mismatch limits the distortion performance of a multi-bit Σ∆ modulator.
Fig. 3.17 shows an example modulator output FFT spectrum of the proposed MASH
2-2 CTΣ∆M with DAC mismatch variance M2 of 1 % for all DACs.
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Figure 3.17: Example modulator output FFT spectrum of the proposed MASH 2-2
CTΣ∆M with DAC mismatch variance M2 of 1 % for all DACs.
Table 3.4 shows the average harmonic tones amplitudes of the proposed MASH
2-2 CTΣ∆M for 1000-run Monte Carlo simulations vs theoretical predictions. The
theoretical predictions were obtained by substracting 40 dB from the expected am-
plitudes of the harmonic tones in the DAC error spectrum in Fig. 2.12.
The DACs in this design were budgeted to have 12-bit of linearity performance.
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Table 3.4: Average harmonic tones amplitudes of the proposed MASH 2-2 CTΣ∆M
for 1000-run Monte Carlo simulations vs theoretical predictions.
Harmonic Order Simulation Theoretical
2 −58.4 dB −58.8 dB
3 −61.7 dB −62.6 dB
4 −63.5 dB −65.3 dB
5 −65.3 dB −67.4 dB
3.4.4 Process Variations
Fig. 3.18 shows the simulated noise floors and the root locus plots of the proposed
MASH 2-2 CTΣ∆M vs RC time constant variation. In this example, up to ±3 %
of RC time constant variation can be tolerated for less than −83.5 dBFS of the
quantization noise floor budget. Calibration is necessary since the expected worst-
case variation of resistors or capacitors is ±20 % based on technology specifications.
Analyses were done for both the global and the local variations of resistors, ca-
pacitors, DAC coefficients, DAC delays, quantizer sampling instances, and quantizer
gains with good agreement found between the theoretical and the simulation results.
Besides RC time constant variation, DAC coefficient variations are also a contributor
to the quantization noise leakage and minimized by proper biasing. The quantization
noise floor of the design is not sensitive to DAC delays, quantizer sampling instances,
quantizer gains, and feedforward interstage path coefficients variations.
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Figure 3.18: (a) Simulated noise floors and (b) root locus plots of the proposed
MASH 2-2 CTΣ∆M vs RC time constant variation.
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4. CIRCUIT DESIGN
This section discusses circuit design of OAs, bias circuits, digitally tunable capac-
itors, RC time constant calibration circuits, quantizers, and feedback DACs which
are critical building blocks implementing the prototype MASH 2-2 CTΣ∆M chip.
4.1 Operational Amplifier (OA)
Fig. 4.1 shows the OA schematic. The four-stage OA is compensated using the
no capacitor feedforward (NCFF) scheme [112]. The fourth-order path consists of
the transconductors Gm1−4 which provide a high gain at low frequencies. At high
frequencies, the first-order path through the transconductor Gm14 dominates the OA
frequency response to guarantee a close-loop stability. The second-order and the
third-order paths through the transconductors Gm12 and Gm13, respectively, provide
a smooth transition for the OA frequency response at intermediate frequencies.
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Figure 4.1: OA schematic annotated with OA1 design parameters.
OA1 design parameters are also annotated in Fig. 4.1 as an example. The band-
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width of each stage is numerically optimized to provide a high gain up to the modula-
tor bandwidth of 50 MHz while maintaining a good phase margin. Additional NMOS
capacitors are added to the first-stage and the second-stage outputs to achieve the
low bandwidth required for an optimal frequency response while maintaining a low
noise performance. Their non-linearity is not a concern due to the small signal swings
they experience. On the other hand, the third stage directly drives the parasitic input
capacitances of the fourth stage to save power consumption.
The inputs, the outputs, and the internal voltages V1−3 of the OA can be shorted
by switches to reset the modulator.
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Vb
Vi−Vi+
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M2−
M3−M3+
M2+
M1−
R1+ R1−
C1−C1+
Figure 4.2: Transconductor Gm1 schematic used in the OA.
Fig. 4.2 shows the transconductor Gm1 schematic used in the OA. The input
transistors M1 are cascoded by the transistors M2 to achieve a high gain, a high
transconductance efficiency, and low input capacitances using small channel length
transistors. Cascoding is not used for the load transistors M3 as their large channel
length provides a sufficiently high output resistance and their headroom needs to be
large for a low noise operation. Self-biased common-mode feedback (CMFB) is im-
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plemented by the resistors R1 and the capacitors C1. The current source Ib2 is added
to raise the transconductor output common-mode voltage. The transconductors Gm2
and Gm12 have an identical schematic to that of the transconductor Gm1, whereas
the transconductors Gm3 and Gm13 have a slightly different schematic to that of the
transconductor Gm1 in which the current source Ib2 is not used.
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Figure 4.3: Transconductors Gm4 and Gm14 schematics used in (a) OA1 and (b) OA2.
Fig. 4.3a shows the transconductors Gm4 and Gm14 schematic used in OA1. The
transconductor Gm4 is formed by the transistors M3. The transconductor Gm14 is
formed by the transistors M1 which are AC coupled to the OA input terminals using
the resistors R1 and the capacitors C1. The AC coupling is designed to provide an
in-band isolation between the gate to drain capacitances of M1 and the digitally
tunable capacitors of the integrators. A two-stage NCFF compensated CMFB loop
is used. At low frequencies, the CMFB loop consists of the common-mode detector
formed by resistors R3 and capacitors C3, an error amplifier (EA), transistors M1−2,
69
and resistors R1−2. At high frequencies, capacitors C2 and C3 bypass the EA and
the resistors R1−2.
Fig. 4.3b shows the transconductors Gm4 and Gm14 schematic used in OA2. As the
input signal swings in the outputs of the second to the fourth integrators are reduced,
the pseudo differential topology of the transconductor Gm14 in OA1 is replaced by
its fully differential version. A two-stage Miller compensated CMFB loop with a
nulling resistor is used. The transconductors Gm4 and Gm14 used in OA3−4 have a
slightly different schematic to that in OA2 in which the AC coupling is not used to
save power consumption.
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Figure 4.4: EA schematics used in (a) OA1,3 and (b) OA2,4.
Fig. 4.4a shows the EA schematic used in OA1,3. It is a single-ended telescopic
cascode amplifier with PMOS input transistors M1. The current sources Ib2 and the
resistor R1 are used to lower the input common-mode voltage of the EA. Fig. 4.4b
shows the EA schematic used in OA2,4. It is a single-ended folded cascode amplifier
with NMOS input transistors M1.
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Figure 4.5: Simulated OA1 postlayout bode plot.
Fig. 4.5 shows the simulated OA1 postlayout bode plot as an example. The test-
bench breaks the integrator feedback loop at the OA input terminals to measure the
open-loop and the close-loop OA gains including all loadings. Table 4.1 summarizes
the OAs postlayout simulation results. All OAs achieve greater than 60 dB of open-
loop gain at a frequency of 50 MHz to satisfy both the linearity and quantization
noise leakage specifications.
Table 4.1: OAs postlayout simulation results.
Adc (dB) A50 MHz (dB) UGF (GHz) PM (
o) P (mW)
OA1 84.3 61.5 1.19 61.3 10.7
OA2 85.0 63.2 1.20 67.8 6.6
OA3 78.9 64.3 1.81 72.3 3.6
OA4 80.0 65.4 0.96 65.3 3.5
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4.2 Bias Circuit
Fig. 4.6a shows the bias circuit schematic. Each bias circuit provides bias currents
proportional to Vfs/Rb to the DACs, the OAs, and the RC time constant calibration
circuit of each stage, where Vfs is an external reference voltage of 687.5 mV which
corresponds to the modulator full-scale and Rb is a replica loop filter resistor. The
values of Rb for the first and the second stages bias circuits are 8 kΩ and 64 kΩ,
respectively.
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Figure 4.6: (a) Bias circuit schematic and (b) EA schematic used in the bias circuit.
Fig. 4.6b shows the EA schematic used in the bias circuit. The telescopic cascode
EA consists of low mismatch NMOS input transistorsM1 and high output resistance
2.5 V thick oxide transistors M2−4 for the cascode and the load devices. Postlayout
simulation results show that the EA achieves 839 µV of DC offset standard deviation
and 90.7 dB of DC loop gain including the gain stage which consists of the transis-
tors M1,3 and the resistor Rb. The feedback loop is stable thanks to the parasitic
capacitance at the EA output.
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4.3 Digitally Tunable Capacitor
Fig. 4.7a shows the digitally tunable capacitor schematic. It is composed of
multiple switchable capacitor unit cells in which each cell consists of a capacitor C
in series with a 2.5 V thick oxide switch M and multiple fixed capacitor unit cells
which is lumped in Fig. 4.7a as a single capacitor Cf .
Drc{1 : N}
VbVt
Cf
{1 : N}
CM
(a)
Vt Vb
CfCt Cb
S NC
NCts NCs
R/N
(b)
Figure 4.7: Digitally tunable capacitor (a) schematic and (b) small-signal model.
Table 4.2 shows the digitally tunable capacitors design parameters for the loop
filter C1−4,24 and the RC time constant calibration circuits Crc1−2. The unit capac-
itance values are 1/56 pF and 1/96 pF for the first and the second stages digitally
tunable capacitors, respectively. The numbers of unit cells used for the fixed and
the switchable capacitors are selected such that the effective capacitances are 63.3
% and 163.3 % of the nominal capacitance value when all the switchable capacitor
73
unit cells are off and on, respectively. This design choice covers individual R and C
variations of ±20 % or total RC variation from −36 % to 44 %.
Table 4.2: Digitally tunable capacitors design parameters.
Capacitor Value (pF) Cf (pF) NC (pF)
C1 7 248/56 392/56
C2 10/7 51/56 80/56
Crc1 7/2 124/56 196/56
C3 5/8 38/96 60/96
C4 1/4 15/96 24/96
C24 5/48 6/96 10/96
Crc2 5/2 152/96 240/96
The first and the second stages digitally tunable capacitors are controlled by 98-
level and 120-level thermometer codes, respectively. The quantization noise leakage
budget of ±3 % of RC time constant variation tolerates up to 2 LSBs and 4 LSBs
of error in the first and the second stages RC time constant calibration codes, re-
spectively. Thanks to the thermometer coding, the worst-case systematic mismatch
between the digitally tunable capacitors C1 and C2 is minimized to less than 0.9 %.
Fig. 4.7b shows the digitally tunable capacitor small-signal model. The effective
capacitances Coff and Con, which correspond to the cases when all the switchable
capacitor unit cells are off and on, respectively, are given by
Coff = Cf +
NCCts
C + Cts + Cs
(4.1)
Con = Cf +NC (4.2)
assuming that the digitally tunable capacitor is used in an active RC integrator.
(4.1) and (4.2) help a designer to tweak the unit capacitance values of the fixed
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and the switchable capacitor cells during layout. The layout of the unit cells min-
imizes the parasitics top plate capacitor Ct, bottom plate capacitor Cb, and switch
capacitance Cs as these capacitors load the OAs. Table 4.3 shows the digitally
tunable capacitors simulation results for each stage where the ratios between the
parasitic capacitances Ct,b,s and the nominal capacitance values NC are tabulated.
The switch on-resistance is chosen low enough to minimize the NTF out-of-band
peaking but not too low in order to minimize the parasitics switch capacitances.
Table 4.3: Digitally tunable capacitors postlayout simulation results.
Stage Ct/(NC) (%) Cb/(NC) (%) Cs/(NC) (%)
1 8.2 11.1 9.3
2 7.5 19.8 6.4
4.4 RC Time Constant Calibration Circuit
Fig. 5.7 shows the RC time constant calibration circuit schematic. It consists of
a one-bit DAC, an integrator formed by an OA and a digitally tunable capacitor Crc,
a comparator, and a finite state machine (FSM). It needs only one external reference
voltage Vfs of 687.5 mV which corresponds to the modulator full-scale and a bias
current Irc generated by the bias circuit.
Fig. 4.9 shows the integrator output signal Vramp during RC time constant cali-
bration. Each ramp is generated by turning on the one-bit DAC which in turn sinks
the current Irc from the integrator input. If the integrator output signal Vramp does
not reach the reference voltage Vfs in a prescribed amount of ramp time, the RC time
constant calibration code Drc is decremented and the ramp is regenerated. Other-
wise, this process is stopped and the RC time constant calibration code Drc is saved
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Figure 4.8: RC time constant calibration circuit schematic.
in the registers. The ramp time is set to be 196 and 160 times of the clock period for
the first and the second stages RC time constant calibration circuits, respectively.
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Figure 4.9: Integrator output signal Vramp during RC time constant calibration.
76
Fig. 4.10 shows the integrator schematic used in the RC time constant calibration
circuit. The two-stage uncompensated OA used in the integrator has auto-zero offset
reduction and 0 V output voltage operation capabilities. The input stage is formed by
the input transistors M1, the cascoded load transistors M2−3, and the current source
Ib1. The output stage is formed by the transistor M4, the current-steering cascode
transistors M5, the current source Ib2, the current-steering switches M6, the reset
transistor M7, and the digital drivers. When the signal Dramp is low, the integrator
is configured as a unity gain follower charging the potential between the top and the
bottom plates of the digitally tunable capacitor Crc to the external reference voltage
Vfs. When the signal Dramp is high, the integrator generates a ramp at its output
with 0 V of initial condition. The OA operates linearly as only the PMOS transistors
M4 and M5− are connected to the output in this situation.
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Figure 4.10: Integrator schematic used in the RC time constant calibration circuit.
Stability is ensured by placing the output pole of the input stage to be above the
unity gain frequency (UGF) of the output stage and the fact that the output stage
only carries a small current of approximately Irc (1 + Cl/C) to generate the ramp.
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Setting the current source Ib2 to this amount helps to reduce integrator delay as this is
the initial condition of the OA output current when the ramp begins. Nevertheless,
the integrator delay is not very critical as it can be compensated by delaying the
comparator clock signal. On the other hand, it is important to have high OA gain
to minimize error in the slope of the ramp. DC gain of 60 dB is achieved.
Fig. 4.11 shows the comparator schematic used in the RC time constant calibra-
tion circuit. It consists of a preamplifier, a DAC, a sense amplifier [113], and an
SR latch [114]. The preamplifier is a differential pair with NMOS input transistors
and resistive loads. Before RC time constant calibration begins, the offset and the
hysteresis of the preamplifier is calibrated by shorting the preamplifier input termi-
nals to the external reference voltage Vfs and sweeping the digital input codes of the
seventeen-level current-steering DAC until the SR latch output signal flips.
QS
R
Latch
φ
Vi+
Vi−
Dcal
Di{1 : 16}
Do
Figure 4.11: Comparator schematic used in the RC time constant calibration circuit.
The RC time constant variation over temperature is +0.15 % and +0.64 % at
125 oC and −40 oC, respectively, compared to the nominal RC time constant at 27
oC. Thanks to the low temperature coefficient of the passive components, startup
RC time constant calibration is deemed sufficient.
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4.5 Quantizer
Fig. 4.12 shows the quantizer schematic. The four-bit flash quantizer consists
of fifteen comparators, a resistor ladder, a thermometer-to-binary encoder, and a
DWA pointer calculator. The dynamic comparator has a digitally controlled offset
voltage which is calibrated to the resistive ladder differential reference voltage during
startup. After calibration, the resistive ladder can be turned off during normal
operation to save power consumption. The thermometer-to-binary encoder is based
on a Wallace-tree adder topology to minimize the effect of comparator metastability
to the modulator performance.
Thermometer-
to-Binary
Encoder
+
DWA
Pointer
Calculator
φ
{1 : 15}
Dcal
Do{1 : 15}
Ddwa{1 : 5}
Vi+
Vcm
Vi−
Dbo{1 : 4}
Figure 4.12: Quantizer schematic.
Fig. 4.13a shows the comparator schematic used in the quantizer. The compara-
tor consists of a sense amplifier, an SR latch [114], an FSM, a switched-capacitor
common-mode voltage level shifter, and a pair of input calibration switch. Calibra-
tion is performed by connecting the sense amplifier input terminals to the resistive
ladder differential reference voltage Vr through the switched-capacitor common-mode
voltage level shifter. The FSM sweeps the code controlling the sense amplifier off-
79
set voltage and monitors the SR latch output. The optimum sense amplifier offset
calibration code is then saved in the registers.
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Figure 4.13: (a) Comparator schematic used in the quantizer and (b) sense amplifier
schematic used in the comparator.
Fig. 4.13b shows the sense amplifier schematic used in the comparator. The
topology in [113] is modified by adding sixty four cells of the reference transistors
M4 and the switches M6 which are clocked by the transistor M2. Sixteen of this cell
80
also form the the input transistorsM3. They are permanently enabled by connecting
the gate of the transistors M5 to the power supply voltage of 1.1 V.
Fig. 4.14 shows the postlayout corner simulation results of sense amplifier offset
voltage vs calibration code. The effect of non-linearity on this curve is minimized
by sweeping both the positive and negative sense amplifier offset calibration codes
during calibration. At maximum sense amplifier offset calibration code, the sense
amplifier offset voltage is greater than the desired maximum reference voltage for all
corners to give some margin for random transistor mismatches.
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Figure 4.14: Postlayout corner simulation results of sense amplifier offset voltage vs
calibration code.
The simulated nominal digital power consumption of the quantizer is 2.5 mW.
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4.6 Feedback DAC
Fig. 4.15 show the PMOS and the NMOS DAC cells schematics. Each of the
fifteen DAC cells consists of the current source transistor M1, the cascode transistor
M2, the current switch transistors M3, and the latch. The PMOS DAC cell uses a
2.5 V power supply voltage and a 2.5 V thick oxide current source transistor M1,
whose drain is biased at 1.1 V to provide the large headroom necessary for low noise
and good matching performances.
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Figure 4.15: (a) PMOS and (b) NMOS DAC cells schematics.
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The latch consists of the transistors M4−5 and the cross-coupled inverters I1.
The additional inverters I2 are added at the output terminals of the latch used in
the NMOS DAC cell to generate a high crossing-point switching. The number of
inverter stages used to buffer the clock signal of each DAC is carefully selected to
minimize ELD based on postlayout simulation results on the delays of the latch, the
current switch transistors, and the quantizer clock buffer. The digital signal paths
from the quantizer outputs to the DAC inputs are kept single-ended to minimize
power consumption.
Each DAC cell carries a bias current whose value is given by GmVfs/16, where Gm
is the DAC transconductance annotated in each DAC shown in Fig. 3.1 and Vfs is
the external reference voltage of 687.5 mV which corresponds to the modulator full-
scale. External capacitors are used to decouple DAC bias voltages Vb1. The PMOS
DAC cell is used for DAC1, DAC4, DAC6, and DAC9 whereas the NMOS DAC cell is
used for the rest of the DACs. The residual DAC common-mode bias currents help
to increase the OA input common-mode voltages and provide bias currents to the
OA output stages and the circuit driving the modulator input terminals.
The simulated nominal analog power consumptions of the first and the second
stage DACs are 7.5 mW and 1.1 mW, respectively. The simulated nominal digital
power consumptions of the first and the second stage DACs are 3.2 mW and 1.7
mW, respectively.
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5. EXPERIMENTAL RESULTS
This section reports experimental results of the prototype MASH 2-2 CTΣ∆M
chip. The prototype chip and experimental setup are first described before the
experimental results are finally reported.
5.1 Prototype Chip
The prototype chip was implemented in TSMC 40 nm CMOS mixed-signal/RF
low power process. Fig. 5.1 shows the prototype chip microphotograph. The area
occupied by the modulator core is 0.265 mm2.
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Figure 5.1: Prototype chip microphotograph.
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Besides the modulator core, some additional circuitries are needed for testing
purpose. Four channels of current mode logic buffer and two-to-one multiplexer are
included to have the ability to observe either the seven-bit NCF output or two four-
bit quantizer outputs using a four-channel oscilloscope. A clock generator converts
a single-ended sinusoid clock signal with a frequency of 2 GHz off-chip into a single-
ended square wave clock signal with a frequency of 1 GHz and a duty cycle of
50 % on-chip for the DACs and quantizers. An additional clock generator can be
enabled to provide two separate delayed clock signals for the DACs and quantizers,
respectively, if ELD is not optimum. Bias voltages of the DACs and OAs are taken
off-chip to enable measurement of power consumption breakdown. Scan interface
enables the read and write operations for the calibration and configuration registers.
The leftover area is used for decoupling capacitors.
5.2 Experimental Setup
The prototype chip was bonded to a 56-pin quad flat no-leads (QFN) package
and soldered to a custom printed circuit board (PCB) as shown in Fig. 5.2. The PCB
includes adjustable low-dropout (LDO) regulators to provide power supply voltages,
potentiometers to provide bias currents, and adjustable resistive dividers followed by
unity gain buffers to override internal bias voltages. Debounced switches and Arduino
UNO microcontroller were used to initiate calibrations, change modes of operation,
and perform scan. The single-ended input signal was converted to differential using
the two Mini-circuits ADT1-6T baluns in cascade mounted in a daughter PCB. Each
single-ended sinusoid clock signal with a frequency of 2 GHz was filtered using the
two Taiyo Yuden FAR-F6KA-2G0175-D4DR surface acoustic wave (SAW) filters in
cascade mounted in a daughter PCB. The differential digital outputs are routed using
50 Ω coplanar waveguides to subminiature version A (SMA) connectors located at
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the edge of the PCB. The positive digital outputs were taken to the oscilloscope
inputs using 50 Ω SMA cables, whereas the negative digital outputs were terminated
using 50 Ω SMA load terminations.
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Outputs
Microcontroller
Power Cable
Balun
Packaged
Chip
Bs
Figure 5.2: PCB photo.
Fig. 5.3 shows the experimental setup. The Agilent E3631A powered the PCB.
For single-tone test, the Agilent E8267D provided the single-ended sinusoid input
signal with a frequency of 10 MHz that was filtered by a Mini-circuits SLP-10.7+
low-pass filter, Mini-circuits SBP-10.7+ band-pass filter, and KR Electronics 2796-
SMA band-pass filter with a 3 dB bandwidth of 400 kHz in cascade. For two-tone
test, the Agilent E8267D and Agilent E4432B provided the single-ended sinusoid
input signals with frequencies of 42 MHz and 38 MHz, respectively. The two signals
were combined by a splitter and filtered by the KR Electronics 2510-SMA band pass
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filter with a 3 dB bandwidth of 4 MHz. For STF measurement, the Mini-circuits
TX-2-5-1+ balun was used for single-ended to differential input signal conversion.
The Agilent N5171B and Agilent E4432B provided the single-ended sinusoid clock
signals with a frequency of 2 GHz to the main and secondary clock generators, re-
spectively, through the SAW filters. As ELD was measured to be optimum, there was
no need to provide two separate delayed clock signals for the DACs and quantizers.
The secondary clock generator provides the clock signal to the RC time constant
calibration circuits in this mode of operation. The Agilent DSA91304A oscilloscope
captured the single-ended digital outputs. A laptop with a custom C program aver-
aged the square magnitudes of 125 4096-point Hann-windowed FFTs spectrums of
the captured data. All generators and the oscilloscope were synchronized using a
reference signal with a frequency of 10 MHz generated from the Agilent E8267D.
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Figure 5.3: Experimental setup.
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5.3 Experimental Results
Fig. 5.4 shows the measured SNDR and SNR vs the 10 MHz sinusoid input
signal amplitude of the prototype MASH 2-2 CTΣ∆M. The DR, defined as the ratio
between the maximum and minimum input signal amplitudes where the SNDR > 0
dB, is 76.8 dB. The MSA is −0.7 dBFS. During measurement, the modulator always
recovered from overload and startup conditions without a need for reset mechanisms.
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Figure 5.4: Measured SNDR and SNR vs the 10 MHz sinusoid input signal amplitude
of the prototype MASH 2-2 CTΣ∆M.
For increased visibility, measurement was performed by observing the two four-bit
quantizer outputs and performing NCF function off-chip. No significant difference in
the SNDR for this setup was found compared to the case when only the NCF output
was observed. This observation confirms the functionality of the on-chip NCF.
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Fig. 5.5 shows the measured single-tone FFT spectrum of the prototype MASH
2-2 CTΣ∆M at peak SNDR condition. The peak SNDR, peak SNR, and spurious-
free dynamic range (SFDR) are 74.4 dB, 75.8 dB, and 84.0 dB, respectively, for a
sinusoid input signal with an amplitude of −0.8 dBFS and a frequency of 10 MHz.
Noise and distortion cancellation of 20.0 dB was observed. The bandwidth of the
modulator is 50.3 MHz to include the fifth-order harmonic in this measurement. The
distortion is limited by intrinsic DAC matching as DWA was found to reduce the
SFDR due to interaction between the parasitic DAC capacitances and the parasitic
DAC routing resistances to the OA input terminals.
Fig. 5.6 shows the measured two-tone FFT spectrum of the prototype MASH 2-2
CTΣ∆M. The sinusoid input signals are located at frequencies of 38 MHz and 42
MHz with an amplitude of −7.5 dBFS each. This condition represents the worst-case
two-tone linearity test. The second- and third-order intermodulation distortion are
85.9 dB and 80.6 dB, respectively. Residual noise from the signal generators, which
was filtered by the KR Electronics 2510-SMA band-pass filter, was observed from
the 38 MHz to the 42 MHz band.
Fig. 5.7 shows the measured noise floor vs RC time constant calibration codes of
the prototype MASH 2-2 CTΣ∆M. The RC time constant calibration code for each
stage was swept while keeping that for the other stage unchanged from its nominal
value obtained from startup calibration. The codes obtained from startup calibration
were found to be close to optimum. Compared to the nominal codes obtained from
simulation, the measured codes differ by +2 and −1 LSBs for the first and second
stages, respectively. Meanwhile, the measured value of the input resistors R1 is 475
Ω, which is about 5 % less than its nominal value.
Fig. 5.8 shows the measured STF of the prototype MASH 2-2 CTΣ∆M. The
STF peaking is 4.1 dB at a frequency of 320 MHz. The alias suppresion is 52.4
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dB at a frequency of 950 MHz. The STF peaking, degraded alias suppression, and
shallow STF notch are attributed to poor matching at high frequency due to finite
OA bandwidth, finite switch on-resistance, and component mismatch. Nevertheless,
the increased dynamic range required by the STF peaking is safely accomodated by
the NCF and the only peaking worth considering is the 2.1 dB of first-stage STF
peaking at a frequency of 170 MHz. The reduction of in-band input signal swing at
the second-stage output is degraded to 3.4 dB compared to the theoretical value of 6.0
dB due to quantizer gain error attributed from the switched-capacitor common-mode
level shifter during quantizer calibration.
Fig. 5.9 shows the measured power consumption breakdown of the prototype
MASH 2-2 CTΣ∆M. The total power consumption is 43.0 mW composed of 30.6
mW and 12.4 mW of analog and digital power consumption, respectively.
Table 5.1 compares the performance of the proposed MASH 2-2 CTΣ∆M to state-
of-the-art CTΣ∆Ms with BW ≥ 50 MHz and DR ≥ 70 dB. The FOM, defined as
FOM = SNDR+ 10 log10(BW/P), is 165.1 dB which is currently the best among all
CTΣ∆Ms with BW ≥ 50 MHz. In addition, the modulator does not require external
software calibration and possesses minimal out-of-band STF peaking.
Table 5.1: Comparison of CTΣ∆Ms with BW ≥ 50 MHz and DR ≥ 70 dB.
This Work [92] [87] [81] [72] [71] [69] [55] [41]
FS (GHz) 1.000 6.000 1.200 1.800 1.280 2.184 3.200 4.000 4.000
BW (MHz) 50.3 350.0 50.0 50.0 50.0 80.0 53.3 150.0 125.0
DR (dB) 76.8 72.8 72.0 85.0 75.0 73.0 88.0 73.0 70.0
Peak SNR (dB) 75.8 66.8 71.7 76.8 71.0 70.0 83.1 71.0 65.5
Peak SNDR (dB) 74.4 64.8 71.5 74.9 64.0 67.5 71.4 N/A 65.0
P (mW) 43.0 756.0 54.0 80.4 38.0 23.0 235.0 750.0 260.0
FOMa(dB) 165.1 151.5 161.2 162.8 155.2 162.9 154.9 N/A 151.8
FOMS
b(dB) 167.5 159.5 161.7 172.9 166.2 168.4 171.5 156.0 156.8
FOMW
c(fJ/step) 99.8 761.1 176.0 177.1 293.6 74.2 730.8 N/A 716.3
Area (mm2) 0.265 1.400 0.500 0.337 0.490 0.100 0.900 5.500 0.880
Technology (nm) 40 28 65 28 65 20 28 65 45
FOM = SNDR+ 10log10
(
BW
P
)
; FOMS = DR+ 10log10
(
BW
P
)
;
FOMW =
P
2×BW×ENOB
; ENOB =
SNDR−10 log10(1.5)
20 log10(2)
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Figure 5.5: Measured single-tone FFT spectrum of the prototype MASH 2-2 CTΣ∆M
at peak SNDR condition.
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6. CONCLUSION
The proposed MASH 2-2 CTΣ∆M architecture, with on-chip RC time constant
calibration circuits, multiple feedforward interstage paths, and a fully integrated
NCF, provides solutions to the quantization noise leakage and non-ideal interstage
connection problems in the MASH CTΣ∆M architecture. The prototype chip fully
integrated in 40 nm CMOS achieves 74.4 dB of SNDR, 75.8 dB of SNR, and 76.8
dB of DR in 50.3 MHz of bandwidth at 1 GHz of sampling frequency with a power
consumption of only 43.0 mW. The figure-of-merit (FOM) of this design, defined as
FOM = SNDR+ 10 log10(BW/P), is 165.1 dB which is currently the best among all
CTΣ∆Ms with BW ≥ 50 MHz. In addition, the modulator does not require external
software calibration and possesses minimal out-of-band STF peaking.
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APPENDIX A
SAMPLING OF RANDOM SIGNALS
This appendix aids the calculation of a sampled noise PSD for the cascade in-
terconnection of a continuous-time LTI system followed by a sampler processing a
white noise signal. By using the sampling relationships for random signals in (2.4)
and (2.5), this system can be replaced by an equivalent discrete-time LTI system
processing a white noise sequence as shown in Fig. A.1.
Ts
Time
LTI System
|H(s)|2
|H(z)|2
Φ(jω)
Sampler
Φ(ejΩ)
N2
Ts
N2
Discrete-Time LTI System
Continuous-
Figure A.1: Frequency domain model of the cascade interconnection of a continuous-
time LTI system followed by a sampler processing a white noise signal.
The square magnitude of the equivalent discrete-time LTI system transfer func-
tion is given by
|H(z)|2 = Ts ×Z
{
L−1
{
|H(s)|2
}
|t=nTs
}
(A.1)
and calculated in Table A.1 for various continuous-time LTI system transfer func-
tions.
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Table A.1: H(s) to |H(z)|2 for the cascade interconnection of a
continuous-time LTI system followed by a sampler processing a
white noise signal.
H(s) |H+(z)|2 (a,b,1,2)
1 ∞
1
sTs
−1
2
z−1
(1−z−1)2
1
s2T 2s
1
12
z−1+4z−2+z−3
(1−z−1)4
1
s3T 3s
− 1
240
z−1+26z−2+66z−3+26z−4+z−5
(1−z−1)6
1
s4T 4s
1
10080
z−1+120z−2+1191z−3+2416z−4+1191z−5+120z−6+z−7
(1−z−1)8
1
1+s/ωp
a
2
1
1−az−1 − a4
1
1+s2/ω2o
θo
4
(sin(θo)−θo cos(θo))z−1+2θoz−2−θo cos(θo)z−3
1−2 cos(θo)z−1+z−2
s/ωo
1+s2/ω2o
θo
4
(− sin(θo)−θo cos(θo))z−1+2θoz−2−θo cos(θo)z−3
1−2 cos(θo)z−1+z−2
1
1+s/ωo/Q+s2/ω2o
θoQ
2
1+r cos(θo)(tan(θo) tan(θQ)−1)z−1
1−2r cos(θo)z−1+r2z−2 −
θoQ
4
s/ωo
1+s/ωo/Q+s2/ω2o
θoQ
2
1−r cos(θo)(tan(θo) tan(θQ)+1)z−1
1−2r cos(θo)z−1+r2z−2 −
θoQ
4
a |H(z)|2 = |H+(z)|2 + |H−(z)|2.
b |H−(z)|2 = |H+(z∗)|2.
1 a = e−ωpTs .
2 r = e−
ωoTs
2Q , θo = ωoTs cos(θQ), and θQ = atan
(
1√
4Q2−1
)
.
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APPENDIX B
SPECTRUMS OF QUANTIZED SIGNALS
This appendix presents exact analyses on the spectrums of a quantized sinusoid
signal, a white Gaussian noise signal, and their superposition. To simplify analysis,
the quantization operation is assumed to be performed on continuous-time signals.
Because the order of operations between sampling and quantization in a Nyquist
ADC can be reversed, the continuous-time spectrums derived here can be converted
to their discrete-time counterparts to take the sampling operation into account.
B.1 Spectrum of a Quantized Sinusoid Signal
The analysis on the spectrum of a quantized sinusoid signal presented here is
based on the study in [115]. The output signal of a quantizer processing a sinusoid
signal can be viewed as a superposition of periodic square waves.
Flash Quantizer
−
Comparator{m}
D(t){m} D(t)V (t)
{1 : 2B − 1}
1 +M{m}Vt{m}
Vfs
2B
Figure B.1: Time domain model of a flash quantizer.
This observation leads to the model shown in Fig. B.1 which also describes the
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operation of a flash quantizer. It consists of 2B − 1 comparators where B is the
number of quantization bits. Each comparator, indexed by the variable m, produces
an output signal D(t){m} of −1 if the input signal V (t) is less than its threshold
level Vt{m} and +1 if otherwise.
-1
0
1
0 T{m} piωo 2piωo − T{m} 2piωo
t
D(t){m}
V (t)
Vt{m}
Figure B.2: Example of comparator input and output signals.
Fig. B.2 shows an example of comparator input and output signals. The com-
parator input signal V (t) is a sinusoid of the form A cos(ωot) where A and ωo are its
amplitude and angular frequency, respectively. The Fourier series representation of
the comparator output signal is given by
D(t){m} = C{0,m}+
∞∑
k=1
C{k,m} cos(kωot) (B.1)
where the Fourier series coefficients C{0,m} and C{k,m} are given by
C{0,m} = 2
pi
ωoT{m} − 1 (B.2)
C{k,m} = 4
pik
sin(kωoT{m}) (B.3)
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and T{m} is given by
T{m} = 1
ωo
acos
(
max
(
min
(
Vt{m}
A
,+1
)
,−1
))
(B.4)
Assuming a uniform output level distribution, the quantizer output signal is ob-
tained by adding all the comparator output signals scaled by the factor Vfs/2
B where
Vfs is the quantizer full-scale. This can be mathematically written as
D(t) =
Vfs
2B
2B−1∑
m=1
D(t){m} (B.5)
From (B.1) to (B.5), it can be deduced that the spectrum of a quantized sinusoid
signal consists of a DC offset and infinite tones located at the harmonics of the
angular frequency kωo. The amplitudes of these harmonic tones decay in proportion
to the harmonic order k.
The case of a non-uniform output level distribution is useful to analyze the DAC
error spectrum in the presence of device mismatches. This is modelled in Fig. B.1 by
adding the weight of each comparator output signal by a Gaussian random variable
M{m} with a mean of zero and a variance of M2. The DAC error signal is given by
E(t) =
Vfs
2B
2B−1∑
m=1
M{m}D(t){m} (B.6)
The variance of the Fourier series coefficient of the DAC error signal is given by
E



2B−1∑
m=1
M{m}C{k,m}


2

 =M2 2
B−1∑
m=1
C2{k,m} (B.7)
which is a useful quantity to calculate the expected amplitudes of the harmonic tones
in the DAC error spectrum.
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B.2 Spectrum of a Quantized White Gaussian Noise Signal
Suppose that the quantizer input signal is a white Gaussian noise signal with a
mean of zero and a variance of N2. Fig. B.3 shows the probability density function
of a white Gaussian noise signal.
0
0 Vt{p− 1} Vt{p}
V (t)
P (V (t)) =
1√
2piN2
e
− V (t)√
2N2
Figure B.3: Probability density function of a white Gaussian noise signal.
The autocorrelation function of the quantizer output signal is defined as
r(t) = E [D(τ)D(τ − t)] (B.8)
The probability of the quantizer output signal to occupy a discrete output level
is equal to the probability of the quantizer input signal to lie between two adjacent
comparator threshold levels given by
P
(
D(t) =
Vfs
2B
(2p− 2B − 1)
)
=
1
2
(
erf
(
Vt{p}√
2N2
)
− erf
(
Vt{p− 1}√
2N2
))
(B.9)
which is illustrated in Fig. B.3 as the shaded region under the curve. The quantizer
is assumed to have a uniform output level distribution. Two additional comparator
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threshold levels of Vt{0} = −∞ and Vt{2B} =∞ are needed in this derivation.
By using this information, the autocorrelation function of the quantizer output
signal is given by
r(0) =
V 2fs
22B
2B∑
p=1
(2p− 2B − 1)2 × 1
2
(
erf
(
Vt{p}√
2N2
)
− erf
(
Vt{p− 1}√
2N2
))
(B.10)
r(t 6= 0) = V
2
fs
22B
2B∑
p=1
2B∑
q=1
(2p− 2B − 1)(2q − 2B − 1)
× 1
2
(
erf
(
Vt{p}√
2N2
)
− erf
(
Vt{p− 1}√
2N2
))
× 1
2
(
erf
(
Vt{q}√
2N2
)
− erf
(
Vt{q − 1}√
2N2
))
(B.11)
At t 6= 0, the autocorrelation function of the quantizer output signal is simply a
constant. Therefore, the spectrum of a quantized white Gaussian noise signal consists
of a DC offset and a white Gaussian noise spectrum. Fig. B.4 shows an example of
output vs input noise variance for a four-bit quantizer. The output noise variance
increases to a certain limit dictated by the quantizer output clipping level as the
input noise variance increases without bound.
0
(
15
16
)2
0 1 2 3 4 5 6 7 8 9 10
N2
V 2
fs
r(0)
V 2
fs
Figure B.4: Example of output vs input noise variance for a four-bit quantizer.
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B.3 Spectrum of Quantized Sinusoid and White Gaussian Noise Signals
Suppose that the quantizer input signal is a superposition of a sinusoid signal
and a white Gaussian noise signal with a mean of zero and a variance of N2. The
input signal in this situation is equivalent to a white Gaussian noise signal with
a time varying mean. The mean is equal to the sinusoid signal itself of the form
A cos(ωot) where A and ωo are its amplitude and angular frequency, respectively.
The probability of the quantizer output signal to occupy a discrete output level in
(B.9) becomes periodic in time as follows
P
(
D(t) =
Vfs
2B
(2p− 2B − 1)
)
=
1
2
(
erf
(
Vt{p}√
2N2
)
− erf
(
Vt{p− 1}√
2N2
))
+ C{0, p}+
∞∑
k=1
C{k, p} cos(kωot) (B.12)
The Fourier series coefficients C{0, p} and C{k, p} are given by
C{0, p} = 1√
pi
∞∑
l=1
∞∑
m=l
B{0, 2l, 2m+ 1, p} (B.13)
C{k, p}


2√
pi
∞∑
l= k+1
2
∞∑
m=l
B{k, 2l − 1, 2m+ 1, p} if k is odd,
2√
pi
∞∑
l= k
2
∞∑
m=l
B{k, 2l, 2m+ 1, p} if k is even.
(B.14)
where B{k, l,m, p} is given by
B{k, l,m, p} = (−1)
m−1
2
2l
(m− 1)!
(m− l)!
(
m−1
2
)
!
(
l+k
2
)
!
(
l−k
2
)
!
× (Vt{p}
m−l − Vt{p− 1}m−l)(−A)l(
2N2
)m
2
(B.15)
The autocorrelation function of the quantizer output signal in (B.10) and (B.11)
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becomes
r(0) =
V 2fs
22B
2B∑
p=1
(2p− 2B − 1)2
×
(
1
2
(
erf
(
Vt{p}√
2N2
)
− erf
(
Vt{p− 1}√
2N2
))
+ C{0, p}
)
(B.16)
r(t 6= 0) = V
2
fs
22B
2B∑
p=1
2B∑
q=1
(2p− 2B − 1)(2q − 2B − 1)
×
((
1
2
(
erf
(
Vt{p}√
2N2
)
− erf
(
Vt{p− 1}√
2N2
))
+ C{0, p}
)
×
(
1
2
(
erf
(
Vt{q}√
2N2
)
− erf
(
Vt{q − 1}√
2N2
))
+ C{0, q}
)
+
1
2
∞∑
k=1
C{k, p}C{k, q} cos(kωot)
)
(B.17)
From (B.16) and (B.17), it can be deduced that the spectrum of quantized sinu-
soid and white Gaussian noise signals consists of a DC offset, infinite tones located
at the harmonics of the angular frequency kωo, and a white Gaussian noise spec-
trum. From (B.15), it can be deduced that the amplitudes of these tones is inversely
proportional to the variance of the white Gaussian noise signal N2.
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APPENDIX C
IMPULSE-INVARIANT TRANSFORM
This appendix shows how the feedback loop in a CTΣ∆M can be modelled in the
discrete-time domain. This equivalence was shown as early in [116] using time domain
integral equations even before impulse-invariant transform was formally introduced
in [117]. Table C.1 to C.3, derived in this appendix using impulse-invariant principle,
help a designer to synthesize a CTΣ∆M possessing a desired NTF or analyze the
effects of some non-idealities to the modulator performance.
Ts
H(s)
Ts
H(z)
Hdac(s)
Time
Loop Filter
QuantizerFeedback DAC
1
Continuous-
Discrete-Time Loop Filter
Figure C.1: Frequency domain model of an opened feedback loop in a CTΣ∆M.
As shown in Fig. C.1, the feedback DAC, the continuous-time loop filter, and
the sampler in the feedback loop of a CTΣ∆M can be replaced by an equivalent
discrete-time loop filter whose transfer function can be calculated as follows
H(z) = Z
{
L−1 {Hdac(s)H(s)} |t=nTs
}
(C.1)
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Table C.1: H(s) to H(z) for a CTΣ∆M with a zero clock
cycle delay NRZ feedback DAC. (a)
H(s) H(z) (1,2)
1 z−1
1
sTs
z−1
1−z−1
1
s2T 2s
1
2
z−1+z−2
(1−z−1)2
1
s3T 3s
1
6
z−1+4z−2+z−3
(1−z−1)3
1
s4T 4s
1
24
z−1+11z−2+11z−3+z−4
(1−z−1)4
1
1+s/ωp
z−1 − az−1(1−z−1)
1−az−1
1
1+s2/ω2o
z−1 − (cos(θo)z−1−z−2)(1−z−1)
1−2 cos(θo)z−1+z−2
s/ωo
1+s2/ω2o
sin(θo)z−1(1−z−1)
1−2 cos(θo)z−1+z−2
1
1+s/ωo/Q+s2/ω2o
z−1 − r sec(θQ)(cos(θo−θQ)z−1−r cos(θQ)z−2)(1−z−1)
1−2r cos(θo)z−1+r2z−2
s/ωo
1+s/ωo/Q+s2/ω2o
r sec(θQ) sin(θo)z
−1(1−z−1)
1−2r cos(θo)z−1+r2z−2
a Hdac(s) =
1−e−sTs
s
.
1 a = e−ωpTs .
2 r = e−
ωoTs
2Q , θo = ωoTs cos(θQ), and θQ = atan
(
1√
4Q2−1
)
.
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Table C.2: H(s) to H(z) for a CTΣ∆M with a half clock cycle delay
NRZ feedback DAC. (a)
H(s) H(z) (1,2)
1 z−1
1
sTs
1
2
z−1+z−2
1−z−1
1
s2T 2s
1
8
z−1+6z−2+z−3
(1−z−1)2
1
s3T 3s
1
48
z−1+23z−2+23z−3+z−4
(1−z−1)3
1
s4T 4s
1
384
z−1+76z−2+230z−3+76z−4+z−5
(1−z−1)4
1
1+s/ωp
z−1 −
√
az−1(1−z−1)
1−az−1
1
1+s2/ω2o
z−1 − cos(θo/2)(z−1−z−2)(1−z−1)
1−2 cos(θo)z−1+z−2
s/ωo
1+s2/ω2o
sin(θo/2)(z−1+z−2)(1−z−1)
1−2 cos(θo)z−1+z−2
1
1+s/ωo/Q+s2/ω2o
z−1 −
√
r sec(θQ)(cos(θo/2−θQ)z−1−r cos(θo/2+θQ)z−2)(1−z−1)
1−2r cos(θo)z−1+r2z−2
s/ωo
1+s/ωo/Q+s2/ω2o
√
r sec(θQ) sin(θo/2)(z
−1+rz−2)(1−z−1)
1−2r cos(θo)z−1+r2z−2
a Hdac(s) =
e−sTs/2(1−e−sTs )
s
.
1 a = e−ωpTs .
2 r = e−
ωoTs
2Q , θo = ωoTs cos(θQ), and θQ = atan
(
1√
4Q2−1
)
.
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Table C.3: H(s) to H(z) for a CTΣ∆M with an arbitrary rectangu-
lar pulse feedback DAC. (a)
H(s) H(z, α)(b,c,1,2)
1 z
−1
1−z−1
1
sTs
z−1
(1−z−1)2
−α
1
z−1
1−z−1
1
s2T 2s
1
2
z−1+z−2
(1−z−1)3
−α
1
z−1
(1−z−1)2
+α
2
2
z−1
1−z−1
1
s3T 3s
1
6
z−1+4z−2+z−3
(1−z−1)4
−α
2
z−1+z−2
(1−z−1)3
+α
2
2
z−1
(1−z−1)2
−α3
6
z−1
1−z−1
1
s4T 4s
1
24
z−1+11z−2+11z−3+z−4
(1−z−1)5
−α
6
z−1+4z−2+z−3
(1−z−1)4
+α
2
4
z−1+z−2
(1−z−1)3
−α3
6
z−1
(1−z−1)2
+α
4
24
z−1
1−z−1
1
1+s/ωp
z−1
1−z−1 − a
1−αz−1
1−az−1
1
1+s2/ω2o
z−1
1−z−1 − cos(θo(1−α))z
−1−cos(θoα)z−2
1−2 cos(θo)z−1+z−2
s/ωo
1+s2/ω2o
sin(θo(1−α))z−1+sin(θoα)z−2
1−2 cos(θo)z−1+z−2
1
1+s/ωo/Q+s2/ω2o
z−1
1−z−1 − r
1−α sec(θQ)(cos(θo(1−α)−θQ)z−1−r cos(θoα+θQ)z−2)
1−2r cos(θo)z−1+r2z−2
s/ωo
1+s/ωo/Q+s2/ω2o
r1−α sec(θQ)(sin(θo(1−α))z−1+r sin(θoα)z−2)
1−2r cos(θo)z−1+r2z−2
a Hdac(s) =
e−sαTs−e−sβTs
s
, 0 ≤ α < 1, and 0 < β − α ≤ 1.
b H(z) = H(z, α)−H(z, β).
c H(z, β)

H(z, α)|α=β if 0 < β < 1,z−1H(z, α)|α=β−1 if 1 ≤ β < 2.
1 a = e−ωpTs .
2 r = e−
ωoTs
2Q , θo = ωoTs cos(θQ), and θQ = atan
(
1√
4Q2−1
)
.
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